A Model Checking based Converter Synthesis Approach for Embedded Systems

Samik Basu  
Iowa State University

Roopak Sinha  
University of Auckland

Partha S. Roop  
University of Auckland

Follow this and additional works at: http://lib.dr.iastate.edu/cs_techreports

Part of the Software Engineering Commons

Recommended Citation
http://lib.dr.iastate.edu/cs_techreports/347
A Model Checking based Converter Synthesis Approach for Embedded Systems

Roopak Sinha
Department of Electrical and Computer Engineering
University of Auckland
rsin077@ec.auckland.nz

Partha S. Roop
Department of Electrical and Computer Engineering
University of Auckland
p.roop@ece.auckland.ac.nz

Samik Basu
Department of Computer Science
Iowa State University
sbasu@cs.iastate.edu

November 2006

Techreport: 537 (Iowa State University)

©2006 All rights reserved
Protocol conversion problem involves identifying whether two or more protocols can be composed with or without an intermediary, referred to as a converter, to obtain a pre-specified desired behavior. We investigate this problem in formal setting and propose, for the first time, a temporal logic based automatic solution to the convertibility verification and synthesis. At its core, our technique is based on local model checking technique and determines the existence of the converter and if a converter exists, it is automatically synthesized. A number of key features of our technique distinguishes it from all existing formal and/or informal techniques. Firstly, we handle both data and control mismatches (for the first time), using a single unifying model checking based solution. Secondly, the proposed approach uses temporal logic for the specification of correct behaviors (unlike earlier automaton based specifications) which is both elegant and natural to express event ordering and data-matching requirements. Finally, we have have experimented extensively with the examples available in the existing literature to evaluate the applicability of our technique in wide range of applications.

1 Introduction

Application-specific and ubiquitous computers, called embedded systems, are often designed by reusing several pre-designed blocks to reduce designer effort and verification time while improving the overall design quality. During this process, a designer puts together a set of intellectual property (IP) blocks (using some well known tools and design methodology). For example, a system-on-a-chip (SoC) is built by reusing IPs connected using a central bus such as AMBA [DRS04]. A major problem with this reuse is the inherent mismatch between protocols of IPs. This has been an active area of research for over two decades [BK87, Gre86], even before SOCs came into being (because of earlier component-reuse techniques). Mismatches occur because components are developed independently without any intention of eventual integration, and can result from control signal mismatches [Gre86], inconsistent naming conventions [SL89], different clock speeds and difference in data-widths [DRS04].

Problem Definition. Mismatches are corrected, if possible, by synthesizing extra glue-logic, called a converter [PdAHHSV02] to control communication between two given protocols in order to satisfy given specifications. Figure 1 presents the protocol conversion problem between two protocols $P_1$ and $P_2$. The reader protocol $P_1$ has three control inputs next, ack and more and has one control output req. Its data input port $D_{In8}$ is 8-bits wide. On the other hand, the writer protocol $P_2$ has one control output ack, two control inputs req and reset, and a data output port $D_{Out16}$ of size 16. $P_1$ and $P_2$ can share the control signals req and ack to communicate with each other. However, the input reset for $P_2$ or the inputs more and next for $P_1$ are not emitted by the dual protocol. Also, the data ports $D_{In8}$ and $D_{Out16}$ do not have the same sizes which may result in lossy data
communication. Furthermore, the unrestricted interaction between the two protocols may lead to faulty execution paths or to blocking states (for example, where \( P_2 \) is waiting for the input \( \text{reset} \) not provided by \( P_1 \)).

Given the above inconsistencies between \( P_1 \) and \( P_2 \), it may be required to restrict or guide their communication in such a way that intended behavior of the combined system can be achieved. These restrictions may include control and/or data constraints (also known as specification as shown in Figure 1). For example, an appropriate control constraint could require that control signals between the protocols are exchanged in specific orders (e.g., a request \( \text{req} \) from \( P_1 \) is always followed by an acknowledge \( \text{ack} \) from \( P_2 \) before any data can be read by \( P_1 \)). Similarly, a data constraint may require that \( P_2 \) never tries to write more data for \( P_1 \) before \( P_1 \) has read all data available to it previously (to prevent overflows). Given the description of the protocols and the desired specifications (which capture control/data constraints), protocol conversion investigates whether a converter can be generated which can guide protocol interaction in order to satisfy the given constraints.

### Related Work

Protocol conversion has been studied extensively in literature and many different solutions have been proposed. Broadly, approaches can be categorized as either being informal (algorithmic but lacking in any mathematical rigor) or formal (based on some mathematical proof technique such as refinement or model checking).

Protocol conversion was first proposed in [Gre86] which focused on the need for protocol conversion and proposed informal ways of handling mismatches. Early work mostly proposed ad-hoc solutions such as converters for protocol gateways [Boc90] and interworking networks [BI89] have been proposed. For embedded systems, initial informal solutions were proposed by Borriello et al. [BK87], where timing diagram based specifications of protocols were used. Subsequently, Narayan and Gajski [NG95] proposed an algorithm that could bridge both control mismatches and data-width mismatches. However, the algorithm is fairly limited due to the following: firstly, the protocol descriptions were only linear traces of automata where no branching was allowed. Secondly, the algorithm could bridge only limited data-width mismatches where data ports had to be exact multiples. Finally, the algorithm had no way of answering the fundamental question: given protocol descriptions of \( P_1 \) and \( P_2 \) how do we determine if a converter exists that can bridge the mismatches.

![Figure 1: Convertibility Verification Problem](image-url)
Unlike these ad-hoc solutions, formal approaches try to provide an answer to the above question using some rigorous technique. These require protocols and specifications to be represented formally and use mathematical proofs to address the protocol conversion problem \cite{GBB06, DR04, PdAHSV02}. \cite{PdAHSV02} presents a formal approach where protocols are described using finite automata. The desired specifications (which capture only control constraints in their setting) are also described as an automaton. A game-theoretic formulation is used to check for the existence of a converter and also to generate a converter. While this formulation presents, for the first time, an elegant formal verification based solution, it suffers from several limitations. Firstly, the protocol descriptions use automata that do not distinguish between inputs and outputs and may be triggered by either of them (this can be extremely problematic as justified in section 2.3). Secondly, the protocol conversion problem only solved control mismatches of half-duplex protocols and no solutions to the data-width mismatch problem was provided. Finally, no practical protocol conversion tool was developed for benchmarking and evaluating the proposed approach. \cite{DR04, dRS05} present synchronous protocol automata, which is a much better representation compared to earlier approaches as it faithfully models clocks while distinguishing between inputs and outputs. Authors propose a compatibility relation (similar to other well known refinement and bisimulation like relations) to check for protocol compatibility. However, no solution for data-width mismatches was proposed and no data and control constraints could be captured (though authors performed an additional pass of model checking to ensure converter correctness). In \cite{GBB06}, a hybrid simulation/verification approach to protocol conversion in SoC designs is proposed, where both simulation and formal verification is combined. However, the proposed approach also suffers from similar limitations.

The protocol matching problem seems superficially similar to the problem of controller synthesis in discrete event systems (DES) \cite{RW89}. Early approaches in DES \cite{KG95} were limited to both plant and specifications being described using labeled transition systems (a type of automata-based specification). More recently, specifications have been captured in temporal logics, which are a very natural way of describing requirements involving liveness, safety and fairness. In \cite{Ant95} the logic CTL is used to describe specifications. In \cite{JK06}, the logic CTL* is used for specifications while the plant is modeled as an LTS. Then, an automatic synthesis approach for the controller is presented. Authors show that the DES control problem for CTL* specifications is equivalent to the module checking problem \cite{KVW01}. While both DES approach and converter synthesis approach try to synthesize a controller (or a converter), there are fundamental differences between the two approaches. Firstly, in the DES setting a controller may only disable events in the plant to ensure that all desired specifications are met. This is unlike the role of the converter that performs disabling of transitions in addition to performing other desirable actions such as the buffering of an event for later forwarding, and the generation of extra control signals. Secondly, in the DES setting, there is no need for bridging data-width and clock mismatches, which are critical requirements for convertibility verification.

**Contributions of our solution.** In this paper, for the first time, we provide an uniform solution mechanism for convertibility verification and converter synthesis using the well studied model checking based approach. The key issues while developing a solution and the main contributions of our approach are summarized below:

1. How to represent the protocols $P_1$ and $P_2$?: we introduce the notion of *synchronous Kripke structure* (SKS) to represent protocols. SKS can distinguish between inputs and outputs and
also can effectively model data-widths. Hence, in our opinion, they provide an ideal modeling paradigm for IP protocols. Unlike synchronous protocol automata [DRS04] which is primarily designed for checking for the existence of a compatibility relation (a refinement based solution) between two protocols, our model is ideal for a model checking based solution and is created to tackle both control and data-width mismatches.

2. How to describe the required specifications?: we develop a temporal logic based formulation where the temporal logic ACTL is used to describe both control-constraints and data-constraints. We believe that temporal logics are the most natural way of writing these requirements succinctly and effectively. We use ACTL since these control and data constraints need to be always universally quantified. LTL was not considered (though it is more expressive) because of much higher complexity of LTL convertibility verification (which is PSPACE complete [KVW01]).

3. What kind of approach for convertibility verification and converter synthesis is required?: we develop a local model checking based formulation for both convertibility verification and converter synthesis. In our approach, we perform disabling, buffering and event forwarding in composite system ($P_1 || P_2$). More critically, we also perform the checking of data-constraints using a formulation similar to [AD94] using bounded integer data-counters that are valid only in specified bounded regions. Unlike previously known approaches to data-constraint matching during protocol conversion, our approach can deal with arbitrary data-widths of the two protocols (earlier solutions required data-widths to be multiples of each other).

**Organization.** The rest of this paper is organized as follows. Section 2 presents synchronous Kripke structure and temporal logic ACTL used for describing the behavior and desired properties of protocols in our setting. Section 3 presents the model checking based algorithm for converter synthesis. Section 4 provides implementation results with concluding remarks in section 5.

## 2 Model, Specification & Composition

For converter synthesis, three types of mismatches need to be considered: control, data-width and clock. In the paper we concentrate only on the first two types of mismatches and assume that there are no clock mismatches\(^1\). Hence, in our setting, both the IPs and the converter use the same clock for synchronization. The proposed protocol conversion algorithm takes as input the synchronous Kripke structure (SKS) descriptions of two protocols and a set of ACTL properties representing the desired behavior of their composition. It then employs a local model checking based algorithm to verify the existence of a converter which regulates the behavior of protocols to (a) resolve the incompatibilities, if any and (b) ensure conformance to the desired behavior of the composition.

---

\(^1\)We have also developed a technique for bridging clock mismatches using multi-clock Kripke structures (See http://www.cs.iastate.edu/~sbasu/research/multiclock.pdf) which is not the subject matter of the current paper.
2.1 Protocol Description using SKS

We introduce Synchronous Kripke Structures (SKS) for protocol description. An SKS extends standard Kripke structures by introducing transition triggers and outputs and also has a notion of synchrony through a clock that is used for sampling all inputs.

Definition 1 (SKS) A Synchronous Kripke structure (SKS) is a finite state machine represented as a tuple \( (AP, S, s_0, \Sigma_I, \Sigma_O, R, clk) \) where \( AP \) is a set of atomic propositions; \( S \) is a finite set of states; \( s_0 \in S \) is the initial state; \( \Sigma_I = \Sigma_I^+ \cup \Sigma_I^- \) is a finite and non-empty set of all possible input events (where \( \Sigma_I^+ \) is the set of input events and \( \Sigma_I^- \) is the set of negated events) and \( \Sigma_O \) is the finite non-empty set of output events. \( \Sigma_I \) and \( \Sigma_O \) include the empty output event \( \cdot \); \( R \subseteq S \times t \times \Sigma_I \times \Sigma_O \times S \) is the transition relation; and \( L : S \rightarrow 2^{AP} \) is the state labeling function. Finally, the event \( t \) represents the ticking of the \( clk \).

All transitions trigger with respect to the ticks of this clock. Moreover, each transition has an input trigger event. A transition will trigger only when the associated input event is present (in case the trigger is the negation of an event, the event must be absent) during the current tick. When a given transition triggers, a specific output (which is specified in the transition) is also generated by the protocol. Because of ideas of synchrony borrowed from synchronous languages [Lef05, BCE+03], SKS can model both the presence and absence of events. In case no matching input triggers are present, the protocol remains in its current state. We use \( \sim \) (e.g., \( \sim a \)) to represent the absence of input signals, \( * \) to represent any input signal and use \( .* \) to represent no signal. We represent the relations \( (s, t, i, o, s') \in R \) also as \( s \xrightarrow{i/a} t s' \). We represent autonomous transitions that trigger on the tick event as \( s \xrightarrow{a} t s' \) (not requiring presence of any external stimuli, except the tick).

States of a SKS are labeled using atomic propositions exactly like standard Kripke structures. However, we use some atomic propositions that have an integer suffix (such as \( DIn_n \)) to indicate data input or output over ports of specific widths. These are subsequently used by the our algorithm for updating counter values (to be illustrated in section 3).

Two protocols represented as SKS have finite sets of inputs and outputs. We require that at least some input signals in one protocol match with outputs emitted by the other (\( \Sigma_{I1} \cap \Sigma_{O2} \neq \emptyset \), \( \Sigma_{I2} \cap \Sigma_{O1} \neq \emptyset \)). This restriction allows for meaningful bi-directional exchange of signals between the two protocols, even under the control of a converter (described in the following section).

In our current setting, we assume that the same \( clk \) is used for both the protocols and also the converter. This allows us to use well known results from the theory of synchronous languages to deal with issues such as causality and constructiveness [BCE+03] effectively. For example, we reject transitions of the form \( s_1 \xrightarrow{a/\sim a} s_1 \) as semantically invalid. This assumption, will make protocol composition and converter synthesis simpler, compared to multi-clock systems.
Figure 2: Reader-writer protocol pair

**Illustrative example: Reader-Writer protocols.** Figure 2 shows the SKS representations of the reader and writer protocols (presented in Figure 1), which are typical protocols in SoCs [RMK03]. The reader protocol $P_1$, in its initial state $s_0$, awaits the \texttt{next} input to start a new transaction. Once \texttt{next} is received, it sends a request (output $\texttt{req}$) to the writer and makes a transition to state $s_1$. In $s_1$, if the acknowledge input $\texttt{ack}$ is present in the next clock-tick, the reader evolves to state $s_2$ (otherwise resets back to $s_0$). In $s_2$, the reader reads an 8-bit data packet (represented by the label $\texttt{DIn}_8$). If the input signal $\texttt{more}$ is provided, a transition back to $s_2$ is made and more 8-bit data is read (otherwise, the protocol resets back to $s_0$).

The writer protocol $P_2$, on the other hand, awaits a request $\texttt{req}$ in its initial state $t_0$ and once a request is received, emits the acknowledge output $\texttt{ack}$ and moves to state $t_1$. On reaching $t_1$, the writer writes one 16-bit data for the reader (represented by $\texttt{DOut}_{16}$). It then awaits a reset signal $\texttt{reset}$ to go back to $t_0$. In case, $\texttt{reset}$ is not present in the next clock tick, it moves to state $t_2$. In case $\texttt{reset}$ is still not present, it moves to state $t_3$ representing error (labeled by $\texttt{Error}$).

These protocols have a number of incompatibilities:

1. **Control signal mismatches:** The reader protocol sends a request ($\texttt{req}$) in its state $s_0$ and awaits an acknowledge ($\texttt{ack}$) in state $s_1$ (after one tick). However, the writer generates an acknowledge as soon as a request is received. Unless the acknowledge signal is somehow buffered, the reader will never be able to read the acknowledge signal.

2. **Missing input signals:** The input signals $\texttt{next}$ and $\texttt{more}$ for the reader and the input $\texttt{reset}$ for the writer are not emitted by any protocol. Unless these are generated, the composite system of the two IPs will simply block.

3. **Data-width mismatches:** The reader reads data in 8-bit packets while the writer writes 16-bit data. Furthermore, the reader can read multiple packets in each transaction while the writer...
can only write once per-transaction. Therefore, it is possible that the reader may attempt to
read more data than is actually presented by the writer, resulting in an underflow (this can
happen if some how many more inputs are asserted).

4. **Error states**: State $t_3$ in the writer protocol is an error state and once the protocol reaches it,
not further communication with the reader is possible. Therefore it is essential to prevent the
writer from making a transition to $t_3$ under all circumstances.

To detect and resolve these incompatibilities, we define of synchronous parallel composition
of two SKS which represents all possible (unrestricted) behavior of the composition (including the
behavior with incompatibilities).

**Definition 2 (Protocol Composition)** Given two
SKS $P_1 = (AP_1, S_1, s_0, \Sigma_{I_1}, \Sigma_{O_1}, R_1, L_1, clk)$ and $P_2 = (AP_2, S_2, s_0, \Sigma_{I_2}, \Sigma_{O_2}, R_2, L_2, clk)$, their
parallel composition, denoted by $P_1 \parallel P_2$ is $(AP_1 \cup AP_2, S_1 \times S_2, s_0_{1,2}, \Sigma_{I_1} \times \Sigma_{I_2}, \Sigma_{O_1} \times \Sigma_{O_2}, R_1 \cup R_2, L_1 \cup L_2, clk)$ where $AP_1 \cup AP_2 = AP_1 \cup AP_2$; $S_1 \times S_2 = S_1 \times S_2; s_0_{1,2} = (s_0_1, s_0_2)$; and $\Sigma_{I_1} \times \Sigma_{I_2} \subseteq \Sigma_{I_1} \times \Sigma_{I_2}$, $\Sigma_{O_1} \times \Sigma_{O_2} \subseteq \Sigma_{O_1} \times \Sigma_{O_2}$. $R_1 \cup R_2 \subseteq S_1 \times S_2 \times S_1 \times S_2$ such that

$$(s_1 \xrightarrow{i_1/o_1} s'_{1}) \land (s_2 \xrightarrow{i_2/o_2} s'_{2}) \Rightarrow ((s_1, s_2) \xrightarrow{(i_1,i_2)@(o_1,o_2)} (s'_1, s'_2))$$

Finally, $L_1\parallel L_2(s_1, s_2)) = L_1(s_1) \cup L_2(s_2)$.

Note that in the composition, there may be some transitions which have triggers and outputs of
the form $(a, b)/(b, a)$ i.e., the first protocol expects input $a$ while producing output $b$ while the second
protocol expects input $b$ while producing output $a$. Such protocols, when composed synchronously,
will produce non-causal [BCE+03] specifications - specifications that do not have a precise meaning
in the synchronous setting. Protocol compositions that are non-causal will also be semantically
rejected (using standard causality analysis tools such as [Lef05]). Figure. 3 presents the synchronous
composition of protocols in Figure. 2.

### 2.2 ACTL Specifications

Once the composition of protocols is generated, the next step is to describe the the intended commun-
ication between the participating protocols. This is performed using (ACTL) which is a branching
time temporal logic with universal path quantifiers. It is defined over a set of propositions using
temporal and boolean operators as follows:

$$\phi \rightarrow P \; | \; \neg P \; | \; tt \; | \; ff \; | \; \phi \land \phi \; | \; \phi \lor \phi \; | \; AX\phi \; | \; A(\phi \lor \phi) \; | \; AG\phi$$

---

2 Transitions in Figure. 3 are color-coded as follows: red transitions lead to error states, blue transitions reset the com-
position to its initial state, while remaining transitions appear in black.
Figure 4: Semantics of ACTL

Semantics of an ACTL formula, \( \varphi \) denoted by \([\varphi]_M\) are given in terms of set of states in a Kripke structure (or a KS), \( M \), which satisfies the formula (see Figure. 4). A state \( s \in S \) is said to satisfy a ACTL formula \( \varphi \), denoted by \( M, s \models \varphi \), if \( s \in [\varphi]_M \). Typically, the context of the semantics, i.e., \( M \) in \([\varphi]_M\) is implicit, and omitted. We also say that \( M \models \varphi \) to indicate \( M, s_0 \models \varphi \). In this paper, we restrict ourselves to formulas where negations are applied to propositions only.

### 2.3 Control Constraints in ACTL

For the producer-consumer example in Figures. 2 and 3 the following control-constraints of their composition are specified in ACTL:

1. \([p] = \{ s \mid p \in L(s) \}\)
2. \([-p] = \{ s \mid p \not\in L(s) \}\)
3. \([r] = S \quad [\emptyset] = \emptyset\)
4. \([\varphi \land \psi] = [\varphi] \cap [\psi]\)
5. \([\varphi \lor \psi] = [\varphi] \cup [\psi]\)
6. \([\varphi \rightarrow \psi] = \{ s \mid \forall s' \in [\varphi] \} \cap [\psi]\)
7. \([x \varphi] = \{ s \mid \forall s' \in [\varphi] \} \cap [\psi]\)
8. \([A(x \varphi)] = \{ s \mid \forall s' \in [\varphi] \} \cap [\psi]\)
9. \([A(x \varphi)] = \{ s \mid \forall s' \in [\varphi] \} \cap [\psi]\)
[\varphi_1] AG(\negerror): The writer never enters the error state \( t_3 \).

[\varphi_2] AG((Idle_1 \land Idle_2) \Rightarrow AX(\neg\text{DOut}\_16 \lor \text{ROut})) When both protocols are in their initial states, the writer cannot write data before a request is received from the reader.

[\varphi_3] AG(DOut\_16 \Rightarrow A(\neg\text{Idle}_1 \lor \text{DIn}_8)): Once data is written by the writer, the reader does not reach its initial state before reading data written by the writer.

[\varphi_4] AG(Idle_2 \Rightarrow (\text{Idle}_1 \lor A(\neg\text{DOut}\_16 \lor \text{Idle}_1))): Once the writer resets back to its initial state, the reader must also reach its initial state before more data can be written.

[\varphi_5] AG(\text{ROut} \Rightarrow (\text{DOut}\_16 \lor A(\neg\text{DIn}_8 \lor \text{DOut}\_16))): Once a request is made by the reader, it waits for the writer to write data before reading.

Note that control-constraints that involve AU formulas will result in the generation of empty converters if protocol descriptions have transitions which may be triggered by outputs (label transition systems such as used in [PdAHSV02]). This is because, a converter has no control over output transitions and will not be able to disable them. Hence, if the protocols have loops that are triggered by outputs alone, AU properties will fail to hold. This is one of the motivations of developing SKS with i/o-transitions (instead of transitions with single labels; either input or output but not both) to describe protocols in this paper.

2.4 Data Constraints in ACTL

The above properties describe desired behavioral sequence of the composition. However, they do not take into consideration the data-width mismatches of the protocols resolution of which may also require some desired behavioral pattern of the composition.

As discussed earlier, the reader-writer protocol pair has a data-width mismatch as \( P_1 \) reads 8-bit data while the writer \( P_2 \) writes 16-bit data. In order to restrict the protocols such that the data-communication between the two never results in an underflow or an overflow, we introduce data counters as follows.

First, we formally describe the desired data-communication behavior. Given the data-widths \( N \) and \( M \) (which are integers) of the outputs and inputs respectively, we compute the minimum width needed for the communication medium (usually a buffer) between the two protocols. If \( N < M \), then the minimum capacity must be \( N \times f \) such that \( f \) is the smallest integer for which \( N \times f \geq M \); otherwise the minimum capacity is \( N \). This assumption is needed to ensures that there are enough preceding outputs before any one input. While the minimum bound of communication medium buffer can be computed as above, the maximum bound is be any value greater than the minimum bound. In our setting, we assume that the maximum bound of the communication medium buffer is \( \text{LCM}(N,M) \). Given a capacity \( K \) of the communication medium between these bounds, the maximum number of outputs possible when the medium is empty is \( x = \lfloor K/N \rfloor \); while the maximum number of inputs possible when the medium is full is \( y = \lfloor K/M \rfloor \). We use an auxiliary counter for every input/output pair such that the counter is incremented by \( y \) for every output and decremented by \( x \).
for every input. We then verify that the counter always remains between 0 and $x \times y$ using the global $\text{ACTL}$ property $\text{AG}(0 \leq \text{counter} \leq (x \times y))$.

**Reader-Writer Example Revisited.** Consider the reader-writer example in Figure. 2. Data outputs from the reader ($\text{DOut}_{16}$ in $P_2$) are 16-bits while data inputs by the reader ($\text{DIn}_{8}$ in $P_1$) are 8-bits. Hence, $N = 16$ and $M = 8$. As $N > M$, we set the communication medium capacity to 16-bits.

Given this 16-bit capacity of the communication medium, the maximum number of write operations possible when the medium is empty is $x = \lfloor K/N \rfloor = 1$. Similarly, the maximum number of read operations is $y = \lfloor K/M \rfloor = 2$. Given these values for $x$ and $y$, we introduce a counter $\text{counter}$ which is incremented by 2 ($y$) every time a $\text{DOut}_{16}$ is encountered and is decremented by 1 ($x$) when a $\text{DIn}_{8}$ is encountered. To verify that the counter always remains between 0 and $x \times y = 2$, we use the following property $\varphi_d \equiv \text{AG}(0 \leq \text{counter} \leq 2)$.

### 2.5 Converter as SKS

Recall that (Figure. 1), a converter acts as an intermediary between the participating protocols in a composition. Inputs to the converter are outputs from the protocols while outputs from the converter act as inputs to the protocols. In addition to relaying outputs from one protocol to the inputs of another, the converter is also capable of generating missing inputs to protocols. As the converter is providing the inputs to the protocols, it can effectively regulate the behavior of the protocols by disabling or enabling transitions in the protocols by not providing or providing the appropriate triggering inputs of the transitions.

**Definition 3 (Converter)** Given protocols $P_1 = \langle AP_1, S_1, s_{0_1}, \Sigma_{I_1}, \Sigma_{O_1}, R_1, L_1, \text{clk} \rangle$ and $P_2 = \langle AP_2, S_2, s_{0_2}, \Sigma_{I_2}, \Sigma_{O_2}, R_2, L_2, \text{clk} \rangle$, a converter $\mathcal{C}$ for $P_1$ and $P_2$ is an SKS: $\langle AP_\mathcal{C}, S_\mathcal{C}, s_{0_\mathcal{C}}, \Sigma_{I_\mathcal{C}}, \Sigma_{O_\mathcal{C}}, R_\mathcal{C}, L_\mathcal{C} \rangle$ where $AP_\mathcal{C} = \emptyset$, $\Sigma_{I_\mathcal{C}} \subseteq (\Sigma_{O_1} \times \Sigma_{O_2})$ and $\Sigma_{O_\mathcal{C}} \subseteq (\Sigma_{I_1} \times \Sigma_{I_2})$.

Observe that, the converter is not required to satisfy any propositional property ($AP = \emptyset$) as all desired propositional properties must be satisfied by the participating protocols.

**Definition 4 (Control consistent converter)** A converter is said to be control-consistent if and only if in all paths from $s_{0_\mathcal{C}}$ whenever there is a transition which outputs signal '$a$' it is always preceded by a transition with input trigger on signal '$a$' if $a \in \Sigma_{0_1} \cup \Sigma_{0_2}$, i.e., if a protocol is capable of providing a signal $a$, then the converter must not generate that signal.

The protocols, when composed with the converter, can only make moves if the converter provides the appropriate triggering inputs to the protocols, i.e., if the composite protocol wants to make a move from state $s$ to $t$ where the transition is of the form $(i_1, i_2/o_1, o_2)$, then this move is only allowed when the converter state $c$ composed with $s$ has a transition on $(o_1, o_2/i_1, i_2)$.
3 Converter Synthesis Algorithm

The composition in Figure 3 does not satisfy the desired ACTL specifications. A converter is necessary to regulate the composition behavior to avoid violation of the properties. For example, a candidate converter will disable protocol transitions from \((s_0, t_0)\) to \((s_0, t_1)\) on absence of next signal and presence of req signal because that will lead to violation of property \(\varphi_2\) (see Section 2.3).

In this section, we present an algorithm to identify whether there exists a converter that can regulate a given composition to ensure conformance to the pre-specified desired properties. Our algorithm is inspired by (but is substantially different from) on-the-fly CTL model checking ([BCG95]) and is presented in Algorithm 1. The function \texttt{isConv} takes as argument

1. the state \(s\) of the composite protocols,
2. the set of counter valuations \(I\) keeping track of data communications (see Section 2.4),
3. the set of formulas \(FS\) (referred to as obligations) representing the desired properties (control and data constraints) to be satisfied at that state,
4. a history set \(H\) which keeps track of visited state formula pairs to ensure termination of our algorithm, and
5. an event set \(E\) which keeps track of the outputs from the protocols that can be relayed by a candidate converter (consistent-converter). This is used for checking if a given input has been buffered by the converter to be relayed later.

The function returns a structure of type \texttt{NODE} which is the root of a graph witnessing whether or not the behavior starting from state \(s\) can be regulated/converted to ensure satisfiability of formulas in \(FS\). \(s\) is said to be convertible if and only if the return of the function \texttt{isConv} is a non false node.

**Discussion.** If \(FS = \emptyset\), then there is no obligation on the state \(s\) and the function returns a \texttt{TRUE_NODE} denoting the existence of converter which allows all possible behavior from \(s\) (Lines 1–3).

Lines 5–11 handles termination of our algorithm and will be discussed below. At Lines 4 and 12, a new node is created using \(s\) and \(FS\) information and the history set is updated to \(H_1\) by inserting this new node. A formula \(F\) is removed from \(FS\) to create \(FS_1\). If \(F\) is a propositional constant true then converter existence is checked against \(s\) with respect to \(FS_1\) as any state can satisfy true (Lines 13, 14). On the other hand, \(s\) is not convertible if \(F\) is equal to false as no state can satisfy false (Lines 15, 16). Similarly, if \(F\) is a proposition \(p\) \((-p)\), \(s\) must satisfy \(p\) (not satisfy \(p\)); otherwise converter does not exist (Lines 17–28).

If \(F\) is a conjunction of formula, convertibility is checked against \(s\) with respect to \(FS_1\) and each of the conjuncts (Lines 29,30). On the other hand, for disjunctive formula, the function is recursively called for each disjunct and the return nodes (Line 33,34), if non-false, are attached to the current node as children (Lines 35–40). In that case, the current node type is updated to be \texttt{OR_NODE} (Line
If the return nodes are both false, then there exists no converter (Lines 41, 42) as none of the choices can be satisfied in the presence of any converter at state $s$.

If $F$ is $AG\varphi$, the obligation on $s$ is updated to include $\varphi \land AXAG\varphi$, denoting $\varphi$ must be satisfied at $s$ and all its (converter) permitted successors must satisfy $AG\varphi$ (Lines 46, 47). Similarly, if $F$ is equal to $A(\varphi \lor \psi)$, the obligation on $s$ is updated to include $\psi \lor (\varphi \land AXA(\varphi \lor \psi))$ (Lines 48, 49).

The control reaches Line 51 only when none of the other rules are applicable, i.e., $FS$ only contains formulas of the form $AX$, which captures the next state obligation of $s$. Accordingly, $FS_{AX}$ aggregates all the formulas that must be satisfied in all destinations of (converter) permitted transitions from $s$. The converter permitted transitions are the ones which can be forced by a candidate converter by providing missing signals or the ones that can be enabled by the same by relaying outputs from one protocol to the input of the other (control-consistent converter, see Definition 3). This is captured in Line 54 where it is stated that if the input trigger $i_j$ can be provided by the output of a protocol $(i_j \in \Sigma_{O1} \cup \Sigma_{O2})$, then it must be present in the set of already seen signal-set $E$ (i.e., is already buffered by the converter). If such a trigger is consumed from $E$ to enable a transition, the $E$-set is appropriately updated in Line 55; the trigger actions used are removed and output signals are added ($\cup_{\text{nodup}}$ represents union without duplicates). Furthermore, the counter valuations (see Section 2.4) are updated appropriately to record data read/written at the new next state $s'$ (Line 56). The function is recursively invoked to identify the convertibility of all the next states in the context of $FS_{AX}$, new signal set, history and counter valuations. The result for a next state is added as child to the current node only when it is not a false node. Furthermore, the corresponding label the edge from current node to the newly added child node denotes the corresponding transition label of a candidate converter. If no child is added then there exists no converter for $s$ as the $AX$ formulas are unsatisfiable. In that case, a false node is returned.

Observe that, the recursive process may not terminate as formulas are expanded at Lines 46 and 48. To ensure termination, we rely on fixed point characterization of ACTL. Specifically, semantics of $AG\varphi$ is the greatest fixed point of $Z = \varphi \land AXZ$ as $AG$ properties are infinite path properties. As a result, proof of whether a state satisfies an $AG$ property can depend on itself. On the other hand, the semantics of $A(\varphi \lor \psi)$ is the least fixed point of $Z = \psi \lor (\varphi \land AXZ)$ as $A(\varphi \lor \psi)$ properties are finite path properties where $\psi$ must be satisfied after finite number of steps. From the above observations, if a state $s$ with a formula set $FS$ is revisited in the recursive call (Line 5), it is checked whether there exists any least fixed point obligation. If yes, this recursive path is not a witness to conformance of obligation in $FS$ by $s$ and false node is returned; otherwise the current node is returned (Line 6–10) resulting in a loop.

Another important aspect that is worth mentioning is the presence of counter valuations. Even if the counters can potentially take infinite number of valuations (which will also lead to non-termination of the recursive procedure), the valuations of the counters that are of interest are always partitioned finitely. For example for data-width requirements of the form $AG(i \leq \text{counter} \leq j)$, any counter valuations less than $i$ or greater than $j$ results in violation of the property when $\text{isConv}$ terminates and returns false-node. As such, there are exactly $j - i + 3$ partitions of counter valuations; $j - i + 1$ partitions each recording desired valuations between $i$ and $j$ and the rest recording undesirable valuations.
Algorithm 1  NODE isConv(s, I, FS, H, E)
1: if FS = ∅ then 2: return TRUE\_NODE
3: end if
4: curr = createNode(s, I, FS);
5: if curr ∈ H then
6: if FS contains an AU formulas then 7: return FALSE\_NODE
8: else
9: return curr
10: end if
11: end if
12: H₁ = H \cup \{curr\}; FS₁ := FS − F
13: if F = TRUE then
14: return isConv(s, I, FS₁, H₁, E)
15: else if F = FALSE then
16: return FALSE\_NODE
17: else if F = p (p ∈ AP or p is a counter-constraint) then
18: if F is not satisfied in s then
19: return FALSE\_NODE
20: else
21: return isConv(s, I, FS₁, H₁, E)
22: end if
23: else if F = ¬p (p ∈ AP or p is a counter-constraint) then
24: if F is satisfied in s then
25: return FALSE\_NODE
26: else
27: return isConv(s, I, FS₁, H₁, E)
28: end if
29: else if F = ϕ ∧ ψ then
30: return isConv(s, I, FS₁ \cup \{ϕ, ψ\}, H₁, E)
31: else if F = ϕ ∨ ψ then
32: curr.type := OR\_NODE
33: child₁ := isConv(s, I, FS₁ \cup \{ϕ\}, H₁, E)
34: child₂ := isConv(s, I, FS₁ \cup \{ψ\}, H₁, E)
35: if child₁ \neq FALSE\_NODE then
36: curr.addChild(child₁)
37: end if
38: if child₂ \neq FALSE\_NODE then
39: curr.addChild(child₂)
40: end if
41: if child₁ = child₂ = FALSE\_NODE then
42: return FALSE\_NODE
43: else
44: return curr
45: end if
46: else if F = A ϕ then
47: return isConv(s, I, FS₁ \cup \{ϕ \land AXAϕ\}, H₁, E)
48: else if F = A (ϕ ∨ ψ) then
49: return isConv(s, I, FS₁ \cup \{ϕ \lor (ϕ \land AXA (ϕ ∨ ψ))\}, H₁, E)
50: end if
51: curr.type := AX\_NODE
52: FS\_AX = \{ϕ | AXA ϕ ∈ FS\}
53: for each s \( \stackrel{i_1, t_1}{\rightarrow} \stackrel{t_2}{\rightarrow} s' \) do
54: if foreach \( j = 1, 2 : i_j \in \Sigma_{Q1} \cup \Sigma_{Q2} \Rightarrow i_j \in E \) then
55: \( E₁ \leftarrow E \leftarrow \{i_j\} \cup_{\text{dup}} \{o_1, o_2\} \)
56: \( I' := \text{update}(I, s) \)
57: if (N : isConv(s′, I, FS\_AX, H₁, E, I)) \neq FALSE\_NODE then
58: curr.addEdge(o₁, o₂/11, 12); curr.addChild(N);
59: end if
60: end if
61: end for
62: if !curr.hasChild() then
63: return FALSE\_NODE
64: else
65: return curr
66: end if
Converter Synthesis: Sinha, Roop, Basu

**Complexity.** The complexity of the algorithm can be obtained from the number of recursive calls. It is linear to the number of states in the composite protocols times the total number of counter partitions and exponential to the size of the ACTL formulas. The exponential factor comes in specifically because all the conjuncts in the conjunctive formula expression are aggregated (Line 30) and considered in converter existence. This is different from on-the-fly model checking [BCG95] where each conjunct are considered separately resulting in a complexity linear to the size of the formula.

It is worth mentioning that in the current problem, unlike model checking, it is required to identify a converter which must behave identically for ensuring protocol conformance to each conjuncts and as such the conjuncts are aggregated.

The theorem follows from the above discussion.

**Theorem 1 (Sound and Complete)** Given a protocol composition \( P_1 || P_2 = (AP_{1||2}, S_{1||2}, s_{0_{1||2}}, \Sigma_{1||2}, \Sigma_{O_{1||2}}, R_{1||2}, L_{1||2}, clk) \) and properties represented as a set of formulas in \( FS \), a control-consistent converter exists if and only if \( \text{isConv}(s_{0_{1||2}}, FS, 0, 0) \) returns a non false node.

To extract a control-consistent converter, the graph generated by the \( \text{isConv} \) function is traversed and the procedure is presented in Algorithm 2. The exploration is performed in a depth-first fashion and returns the converter state corresponding to the node \( N \) of the graph (argument of \( \text{extract} \)). Lines 1–3 state that if \( N \) is a false node, then the corresponding converter state is also a false state, denoting absence of converter. If the node \( N \) is revisited in the DFS exploration, then the converter state is one that is already associated with \( N \) during the first visit (Lines 4–6). If \( N \) is generated due to the presence of disjunctive obligation (Lines 31–45 in Algorithm 1) a candidate controller can be extracted from any of the children of \( N \) (Lines 7–11). Finally, if \( N \) is an \( AX\_NODE \) then a new converter state is generated and associated with \( N \) and for each edge-child of \( N \), the corresponding transition-next states of the converter state are extracted.

**Converter for Reader-Writer Example.** For the reader-writer protocol pair example in Figure 2 and the control and data requirements as described in Sections 2.3 and 2.4 the result from \( \text{isConv} \) is illustrated in Figure 5. Note that, the extracted converter will have a state corresponding to each node in the graph (there is no OR\_NODE in the graph). We will use the converter state and node identifiers of the graph interchangeably. The transitions in the extracted converter can be explained as follows: The converter state Node 1 moves to Node 2 via req,ack/next,req. Essentially, this means that the converter provides next signal to the reader protocol which produces req signal that is relayed by the converter to writer which in turn outputs ack. These operations happen in on clock tick. On the other hand, the converter moves from Node 2 Node 3 without consuming any output from the protocols; it just provides appropriate triggers to the protocols–ack signal to the reader and \( \sim\text{reset} \) (i.e. does not provide reset) signal to the write. The other transitions can be read likewise.

The converter not only allows the composite protocol behavior that conforms to control and data-mismatch requirements defined as ACTL formulas but it also resolves the incompatibilities between the protocols:
Algorithm 2 CSTATE extract(N)

1: if N = FALSE_NODE then
2:   return FALSE_STATE
3: end if
4: if N.visited = true then
5:   return getAssocState(N)
6: end if
7: if N.type = OR_NODE then
8:   N.visited := true
9:   pick any one child using N.getChild(i)
10: return extract(N.getChild(i))
11: end if
12: if N.type = AX_NODE then
13:   N.visited := true
14:   CSTATE cstate := new CSTATE
15:   associateState(cstate, N);
16:   for each child of N do
17:     cstate.addTrans(N.getEdge(i))
18:     cstate.addNextState(extract(N.getChild(i)))
19:   end for
20: return cstate
21: end if

1. **Synthesis of missing input signals**: The converter artificially generates inputs like `more` and `next` for the reader protocol and the `reset` signal for the writer as they are not emitted by any protocols.

2. **Buffering of the acknowledge signal**: From the initial state \((s_0, t_0)\) of \(P_1 \parallel P_2\), once the transition to state \((s_1, t_1)\) is allowed, the writer generates the acknowledge signal immediately. The converter buffers this signal and presents it to the reader in the next clock-tick (represented by the enabled transitions from state \((s_1, t_2)\) to states \((s_2, t_2)\) and \((s_2, t_0)\) in \(P_1 \parallel P_2\)).

3. **Handling data-width mismatch**: The converted system satisfies the \(\varphi_d\) property, which requires the counter associated with labels \(DIn_8\) and \(DOut_{16}\) to remain within the range 0 to 2. The converter synthesized guarantees the satisfaction of this specification and it can be seen that no reachable state exceeds the bounds on the counter.

4. **Preventing error states**: The converter synthesizes the `reset` signal for the writer to prevent it from entering the error state \(t_3\).

## 4 Results

Our technique has been implemented by extending the NuSMV model checker [CCK+06]. Table. 1 shows the results obtained from classical protocol conversion examples presented in existing literature on protocol conversion [RM91, PdAH02, CL90]. The first three columns describe the serial number and name of the protocols used, and the state size of their composition \(P_1 \parallel P_2\). The fourth column informally describes the temporal logic specifications used for the converter synthesis. The final two columns present the result (success/failure in synthesizing a converter) and the size of the converter synthesized. Problems 1, 2, 3 and 4 are classical control mismatch problems with one-way communication between protocols. The handshake-serial problem for example requires that protocols do not read signals before they are emitted (\(\varphi_1\)) and that no two identical outputs appear
Table 1: Results from classical protocol conversion examples

<table>
<thead>
<tr>
<th>No.</th>
<th>Name</th>
<th>No. of states in $P_1$</th>
<th>Properties</th>
<th>Result</th>
<th>No. of states in $C$</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Handshake-serial [PdAHSV02]</td>
<td>4</td>
<td>⇒No read before corr. write ($\varphi_{11}$).</td>
<td>Success</td>
<td>3</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>⇒Outputs $a$ and $b$ alternate along every path ($\varphi_{12}$).</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.1</td>
<td>Handshake-serial (2-way communication)</td>
<td>12</td>
<td>⇒$\varphi_{11}, \varphi_{12}$</td>
<td>Success</td>
<td>8</td>
</tr>
<tr>
<td>1.2</td>
<td>Handshake-serial (data-mismatch)</td>
<td>12</td>
<td>⇒Data is eventually consumed before more is written.</td>
<td>Success</td>
<td>8</td>
</tr>
<tr>
<td>2</td>
<td>ABP sender (8-bit data)-NS receiver (8-bit data) [CL90]</td>
<td>18</td>
<td>⇒Each output is eventually read ($\varphi_{21}$).</td>
<td>Success</td>
<td>8</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>⇒Another output allowed only after an input ($\varphi_{22}$).</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2.1</td>
<td>ABP sender (16-bit data)-NS receiver (8-bit data)</td>
<td>18</td>
<td>⇒$\varphi_{21}, \varphi_{22}$</td>
<td>Success</td>
<td>12</td>
</tr>
<tr>
<td>2.2</td>
<td>ABP sender (8-bit data)-NS receiver (16-bit data)</td>
<td>18</td>
<td>⇒$\varphi_{21}, \varphi_{22}$</td>
<td>Success</td>
<td>10</td>
</tr>
<tr>
<td>3</td>
<td>ABP receiver (8-bit data)-NS sender (8-bit data) [CL90]</td>
<td>24</td>
<td>⇒Each output is eventually read ($\varphi_{31}$).</td>
<td>Success</td>
<td>8</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>⇒Another output allowed only after an input ($\varphi_{32}$).</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3.1</td>
<td>ABP receiver (16-bit data)-NS sender (8-bit data)</td>
<td>24</td>
<td>⇒$\varphi_{31}, \varphi_{32}$</td>
<td>Success</td>
<td>10</td>
</tr>
<tr>
<td>3.3</td>
<td>ABP receiver (8-bit data)-NS sender (16-bit data)</td>
<td>24</td>
<td>⇒$\varphi_{31}, \varphi_{32}$</td>
<td>Success</td>
<td>12</td>
</tr>
<tr>
<td>4</td>
<td>Poll-End receiver (8-bit data)-Ack-Nack sender (8-bit data) [RM91]</td>
<td>6</td>
<td>⇒No overflow or underflow during data communication ($\varphi_{41}$).</td>
<td>Success</td>
<td>6</td>
</tr>
<tr>
<td>4.1</td>
<td>Poll-End receiver (8-bit data)-Ack-Nack sender (16-bit data)</td>
<td>9</td>
<td>⇒$\varphi_{41}$</td>
<td>Success</td>
<td>7</td>
</tr>
</tbody>
</table>

Table 2 shows the results obtained from synthetic benchmarks. Some benchmarks, namely Mutex, MCP-missionaries and 4-bit ABP sender-receiver, were obtained by modifying (introducing mismatches) the existing protocols in the NuSMV collection [CCK+06], while the others are modeled on typical SoC protocols. Each example is selected to highlight the unique features of the protocol conversion approach presented in this paper. For example, while the Mutex problem (no. 2) can be handled by other conversion techniques like [PdAHSV02, Lam88], they involve writing a complex automaton to describe the mutual exclusion property. On the other hand, our approach creates the same converter using a much simpler mutual exclusion property (which requires that along all states, both processes never enter their critical sections simultaneously). Data mismatches and bidirectional communication presented in master-slave, reader-writer, MCP and ABP problems are handled successfully by our approach whereas other approaches failed.

The above benchmarking results showcase the capabilities of the presented conversion ap-
<table>
<thead>
<tr>
<th>No.</th>
<th>Name</th>
<th>No. of states in $P_1 \parallel P_2$</th>
<th>Properties</th>
<th>Result</th>
<th>No. of states in $C$</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Master-slave</td>
<td>9</td>
<td>$\Rightarrow$ No input before corr. output.</td>
<td>Success</td>
<td>6</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>$\Rightarrow$ Each output is read before another output.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>Mutex</td>
<td>16</td>
<td>$\Rightarrow$ Mutual exclusion always achieved</td>
<td>Success</td>
<td>7</td>
</tr>
<tr>
<td>3</td>
<td>Reader-writer</td>
<td>12</td>
<td>$\Rightarrow$ Writer never enters error state.</td>
<td>Success</td>
<td>5</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>$\Rightarrow$ No data written before request is made.</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>$\Rightarrow$ All written data is read before transaction completes.</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>$\Rightarrow$ Both protocols reset after each transaction.</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>$\Rightarrow$ No read before data is written.</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>$\Rightarrow$ Data-communication stays within bounds.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>MCP missionaries-cannibals</td>
<td>30</td>
<td>$\Rightarrow$ All missionary-cannibal pairs are transported without loss.</td>
<td>Success</td>
<td>22</td>
</tr>
<tr>
<td>5</td>
<td>4-bit ABP sender-modified receiver</td>
<td>166432</td>
<td>$\Rightarrow$ Sender can always eventually read data.</td>
<td>Success</td>
<td>14312</td>
</tr>
</tbody>
</table>

Table 2: Results from synthetic benchmarks

$$\text{Node 1 State: } (s_0, t_0)$$

$$\text{Node 2 State: } (s_1, t_1)$$

$$\text{Node 3 State: } (s_2, t_2)$$

$$\text{Node 4 State: } (s_2, t_0)$$

$$\text{Node 5 State: } (s_2, t_0)$$

Figure 5: isConv($s_{0112}, \{ \varphi_1, \varphi_2, \varphi_3, \varphi_4, \varphi_5, \varphi_d \}, 0, \emptyset$)

5 Conclusions

Protocol conversion to resolve protocol mismatches is an active research area and a number of solutions have been proposed. Some approaches require significant user effort, while some only partly address the protocol conversion problem. Most formal approaches work on protocols that have unidirectional communication and use finite state machines to describe specifications. In this paper we...
propose a uniform formal approach to protocol conversion which can precisely represent protocols’ input/output behavior and can handle bi-directional communication. The converters synthesized by our approach are capable of relaying and buffering of signals and address several protocol mismatch problems. We also presented comprehensive experimental results to show the practical applicability of our approach.

Some of the future avenues include investigating more powerful logic for property specification and handling of clock mismatches. We claim that the same algorithm can be extended with little effort to handle extensions to the logic while clock mismatches can be represented and addressed by using multi-clock Kripke structure.

References


