Modified Kuijk Bandgap Reference with VGO Extraction

Mounica Yatam

Follow this and additional works at: https://lib.dr.iastate.edu/creativecomponents

Part of the VLSI and Circuits, Embedded and Hardware Systems Commons

Recommended Citation
https://lib.dr.iastate.edu/creativecomponents/440

This Creative Component is brought to you for free and open access by the Iowa State University Capstones, Theses and Dissertations at Iowa State University Digital Repository. It has been accepted for inclusion in Creative Components by an authorized administrator of Iowa State University Digital Repository. For more information, please contact digirep@iastate.edu.
Modified Kuijk Bandgap Reference with $V_{GO}$ Extraction

by

MOUNICA YATAM

A thesis submitted to the graduate faculty
in partial fulfillment of the requirements for the degree of
MASTER OF SCIENCE

Major: Electrical and Computer Engineering [VLSI]

Program of Study Committee:
Degang Chen, Major Professor

The student author, whose presentation of the scholarship herein was approved by the program of study committee, is solely responsible for the content of this thesis. The Graduate College will ensure this thesis is globally accessible and will not permit alterations after a degree is conferred.

Iowa State University
Ames, Iowa
2019

Copyright © Mounica Yatam, 2019. All rights reserved.
TABLE OF CONTENTS

LIST OF FIGURES ....................................................................................................................... iii
LIST OF TABLES ......................................................................................................................... iv
NOMENCLATURE ........................................................................................................................v
ACKNOWLEDGMENTS ............................................................................................................. vi
ABSTRACT .................................................................................................................................. vii

CHAPTER 1. INTRODUCTION ....................................................................................................1
  1.1 Bandgap References ........................................................................................................ 1
  1.2 Architectures of bandgap reference circuits ........................................................................ 1

CHAPTER 2. $V_{GO}$ Extraction and $V_{BE}$ Temperature Characteristics .................................4
  2.1 Analytical Expression of $V_{BE}$ ...................................................................................... 4
  2.2 $V_{GO}$ Extraction ............................................................................................................. 6

CHAPTER 3. Bandgap Structure ....................................................................................................9
  3.1 Kuijk circuit ......................................................................................................................... 9
  3.2 One implementation of Kuijk circuit ............................................................................... 10
  3.3 Error reduction techniques .............................................................................................. 11

CHAPTER 4. Modified Kuijk Structure .......................................................................................13
  4.1 Objective ............................................................................................................................ 13
  4.2 Design ................................................................................................................................ 13

CHAPTER 5. Results.....................................................................................................................16
  5.1 Simulation of Kuijk circuit .............................................................................................. 16
  5.2 Simulation of modified Kuijk circuit .............................................................................. 17
  5.3 Widlar circuit .................................................................................................................... 24

CHAPTER 6. Conclusion ..............................................................................................................25

REFERENCES ..............................................................................................................................26
### LIST OF FIGURES

<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Figure 1.</td>
<td>Architectures of bandgap reference circuits</td>
<td>3</td>
</tr>
<tr>
<td>Figure 2.</td>
<td>Bandgap voltage versus absolute temperature and its first-degree approximation</td>
<td>5</td>
</tr>
<tr>
<td>Figure 3.</td>
<td>Illustration of using three BJT connected as diodes to extract the $V_{GO}$</td>
<td>7</td>
</tr>
<tr>
<td>Figure 4.</td>
<td>Weighted summation to extract the $V_{GO}$</td>
<td>8</td>
</tr>
<tr>
<td>Figure 5.</td>
<td>Kuijk bandgap reference circuit</td>
<td>9</td>
</tr>
<tr>
<td>Figure 6.</td>
<td>$V_{GO}$ extraction based on Kuijk structure</td>
<td>10</td>
</tr>
<tr>
<td>Figure 7.</td>
<td>Modified $V_{GO}$ extraction based on Kuijk structure</td>
<td>14</td>
</tr>
<tr>
<td>Figure 8.</td>
<td>Schematic of the Kuijk circuit</td>
<td>16</td>
</tr>
<tr>
<td>Figure 9.</td>
<td>Output of Kuijk circuit</td>
<td>17</td>
</tr>
<tr>
<td>Figure 10.</td>
<td>Modified Kuijk circuit</td>
<td>18</td>
</tr>
<tr>
<td>Figure 11.</td>
<td>New circuit</td>
<td>19</td>
</tr>
<tr>
<td>Figure 12.</td>
<td>Output of modified Kuijk circuit</td>
<td>20</td>
</tr>
<tr>
<td>Figure 13.</td>
<td>$V_{BE2}$ and $V_{BE3}$</td>
<td>20</td>
</tr>
<tr>
<td>Figure 14.</td>
<td>Voltage variations</td>
<td>22</td>
</tr>
<tr>
<td>Figure 15.</td>
<td>Output Results</td>
<td>23</td>
</tr>
<tr>
<td>Figure 16.</td>
<td>Widlar circuit</td>
<td>24</td>
</tr>
<tr>
<td>Figure 17.</td>
<td>Biasing voltages</td>
<td>24</td>
</tr>
</tbody>
</table>
LIST OF TABLES

<table>
<thead>
<tr>
<th>Table</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Table 1. Voltage values over the temperature range</td>
<td>21</td>
</tr>
<tr>
<td>Acronym</td>
<td>Description</td>
</tr>
<tr>
<td>---------</td>
<td>-------------</td>
</tr>
<tr>
<td>BJT</td>
<td>Bipolar Junction Transistor</td>
</tr>
<tr>
<td>BGR</td>
<td>Bandgap Reference</td>
</tr>
<tr>
<td>TC</td>
<td>Temperature Coefficient</td>
</tr>
<tr>
<td>PTAT</td>
<td>Proportional to absolute temperature</td>
</tr>
<tr>
<td>CTAT</td>
<td>Complementary to absolute temperature</td>
</tr>
<tr>
<td>CMOS</td>
<td>Complementary metal oxide semiconductor</td>
</tr>
<tr>
<td>PPM</td>
<td>Parts per million</td>
</tr>
<tr>
<td>Opamp</td>
<td>Operational amplifier</td>
</tr>
</tbody>
</table>
ACKNOWLEDGMENTS

I would like to thank my Major Professor, Dr. Degang Chen, for the guidance and support throughout the course of this research. Dr. Chen’s analog circuit design classes were the main factor in inspiring me to do this research. And I would like to thank Nanqi Lui for his assistance and never hesitating to share his expertise and explain even the tiniest details to me.

In addition, I would also like to thank my colleagues, the department faculty and staff for making my time at Iowa State University a wonderful experience. I want to also offer my appreciation to my wonderful friends and those who encouraged me and without whom, this thesis would not have been possible.

Lastly, I thank my family Nagesh Babu Yatam and Suryakumari Yatam and Sriram Yatam for their love and blessings. Without them, I would never have been able to push myself to work harder and move forward to earn a master’s degree.
ABSTRACT

This creative component presents an innovative CMOS Bandgap Reference Generator topology targeting sub-ppm temperature coefficient over a wide temperature range. The proposed circuit consists of extracting $V_{GO}$ from the temperature characteristics of $V_{BE}$. $V_{GO}$ is the bandgap voltage of the silicon that is extrapolated at 0K and is temperature independent over a wide range of temperature (-40°C to 125°C). Analytical constraints are carefully investigated which lead to the output voltage that is proportional to $V_{GO}$ when certain mismatches and opamp offsets are accurately trimmed using two temperatures trimming. The modified circuit, less number of operational amplifiers and resistors which make the circuit less complex, reduces area and power requirements. Transistor level simulations are implemented in GlobalFoundries 130nm process and achieve temperature coefficient about 3.5ppm/°C across the industrial temperature range (-40 °C to 80 °C).
CHAPTER 1. INTRODUCTION

1.1 Bandgap References

A bandgap voltage reference is a temperature independent voltage reference circuit which is widely used in integrated circuits. It produces a constant voltage regardless of power supply variations, temperature changes and circuit loading.

Voltage references are required in most analog and mixed-signal circuits as part of internal biases or the target of operations. The increasing demand for modern high-performance circuits, such as voltage regulators and high-resolution data converters, poses a need for high precision, low temperature coefficient (TC) voltage references.

The bandgap reference, $V_{GO}$ as the dominant component at the outputs, extrapolated at zero Kelvin is found to have a temperature independent behavior over a wide range of temperatures [1]. The standard solution has been to design circuits which can perform a linear combination of the base-emitter voltage $V_{BE}$ which has a negative temperature coefficient and a proportional-to-absolute-temperature (PTAT) voltage. Unfortunately, the $V_{BE}$ has a $T\ln(T)$ dependence and this results in an around 10 ppm/°C temperature drift at the output voltage over a 150 °C range [2]. However, often trimming at two or more temperatures is required and most measured results are still in the single-digit ppm/°C range.

1.2 Architectures of bandgap reference circuits

Since the mid-1970s, bandgap references circuits have been widely used in analog design. Start-up circuits are required for these references but do not affect the basic voltage-temperature characteristics under normal operation. A variety of circuits are designed, the implementation varies from one circuit to others, but the underlying concept remains the same. Figure 1 shows four different basic architectures of bandgap reference circuits which are the
Brokaw bandgap reference circuit, Widlar bandgap circuit, Kuijk bandgap reference circuit and Banba bandgap circuit.
CHAPTER 2. \textit{V}_{GO} Extraction and \textit{V}_{BE} Temperature Characteristics

2.1 Analytical Expression of \textit{V}_{BE}

The collector current of an NPN transistor in the forward active region or I-V relationship for a diode-connected BJT [8] can be expressed as

\[ I_C = I_S \exp\left(\frac{qV_{BE}}{kT}\right) \implies V_{BE} = \frac{kT}{q} \ln \frac{I_C}{I_S} \] (1)

when \( I_S(T) = bT^\eta \exp\left(-\frac{qV_G(T)}{kT}\right) \)

where \( T \) is the absolute temperature, \( I_C \) the collector current, \( I_S \) the saturation current, \( V_{BE} \) the base-emitter voltage, \( q \) the electron charge, \( k \) the Boltzmann constant, \( V_G(T) \) is the bandgap voltage at temperature \( T \), where \( b \) is a temperature-independent constant that includes emitter area \( A_e \), \( \eta \) is a process-dependent constant.

At \( T \) \( V_{BE}(T) = \frac{kT}{q} \ln \frac{I_C(T)}{I_S(T)} \)

At \( T_r \) \( V_{BE}(T_r) = \frac{kT_r}{q} \ln \frac{I_C(T_r)}{I_S(T_r)} \)

\[ V_{BE}(T) - \frac{T}{T_r} V_{BE}(T_r) = \frac{kT}{q} \left( \ln \frac{I_C(T)}{I_S(T)} - \ln \frac{I_C(T_r)}{I_S(T_r)} \right) \]

\[ V_{BE}(T) = \frac{T}{T_r} V_{BE}(T_r) + \frac{kT}{q} \left( \ln \frac{I_C(T) I_S(T_r)}{I_S(T) I_C(T_r)} \right) \]
Figure 2: Bandgap voltage versus absolute temperature and its first-degree approximation [8]

Bandgap voltage, $V_G(T)$ is assumed to have a linear temperature dependence,

$$V_G(T) = V_{GOR} + \varepsilon_r(T)$$

$$V_G(T_r) = V_{GOR} + \varepsilon_r(T_r)$$

$$I_c(T) = I_s(T) e^{\frac{q (V_{BE}(T) - V_G(T))}{kT}}$$

$$I_c(T_r) = I_s(T_r) e^{\frac{q (V_{BE}(T_r) - V_G(T_r))}{kT_r}}$$

$$\frac{I_c(T)}{I_c(T_r)} = \left(\frac{T}{T_r}\right)^n e^{\frac{q(V_{BE}(T) - V_{BE}(T_r))}{kT} - \frac{V_B(T)}{T} - \frac{V_B(T_r)}{T_r}}$$

$$ln\left(\frac{I_c(T)}{I_c(T_r)}\right) = \eta ln\left(\frac{T}{T_r}\right) + \frac{q}{kT} (V_{BE}(T) - V_{GOR}) - \frac{q}{kT_r} (V_{BE}(T_r) - V_{GOR})$$

If the collector current is proportional to some power ($\delta$) of temperature, the above expression can be modified and rearranged as shown below. In [8] [10] proposed an analytical
expression to predict the temperature characteristics of a BJT. Derived from the collector current equation, the $V_{BE}$ can be expressed as:

$$V_{BE}(T) = V_{GO} + \left[ V_{BE}(T_r) - V_{GO} \right] \frac{T}{T_r} - \eta \frac{kT}{q} \ln \left( \frac{T}{T_r} \right) + kT \ln \left( \frac{I_c(T)}{I_c(T_r)} \right).$$  \hspace{1cm} (2)$$

where $\eta$ is a process related constant and if the collector current is proportional to $T^\delta$,

$$I_c(T) \propto T^\delta$$

$$I_c(T_r) \propto T_r^\delta$$

(2) can be simplified as

$$V_{BE}(T) = V_{GO} + \left[ V_{BE}(T_r) - V_{GO} \right] \frac{T}{T_r} - \left( \eta - \delta \right) \frac{kT}{q} \ln \left( \frac{T}{T_r} \right).$$  \hspace{1cm} (3)$$

### 2.2 VGO Extraction

The PNP substrate BJT is available in most modern CMOS processes and will be used in the following analysis with the assumption that collector current is equal to emitter current. This assumption will not affect the correctness of the following analysis as long as current gain $\beta$ is constant versus temperature [7] and part of the theory of this method has been introduced in [9].

The $V_{GO}$ extraction method requires three diode-connected BJTs Q1, Q2 and Q3 with area ratio equal to $n:1:1$ as shown in Figure 3. Q1 and Q2 should have the same or ratio current. Assuming that $I_1 = I_2$ and an opamp holds the voltages $V_1$ and $V_2$ equal, the $V_{BE}$ difference between Q1 and Q2 can be calculated based on (2), which is a PTAT voltage named $V_{PTAT}$.

$$V_{PTAT} = \Delta V_{BE2,1} = V_T \ln(n) = \frac{kT}{q} \ln(n)$$  \hspace{1cm} (4)$$
where \( V_T \) is the thermal voltage and \( n \) is the emitter area ratio. Then \( V_{BE} \) of Q2 equals:

\[
V_{BE2}(T) = V_{GOr} + \left[ V_{BE}(T_r) - V_{GOr} \right] \frac{T}{T_r} - (\eta - 1) \frac{kT}{q} \ln \left( \frac{T}{T_r} \right)
\]  

(5)

The PTAT term in \( V_{BE2} \) can be cancelled using the PTAT current across another resistor with low TC. To compensate the \( T \ln(T) \) term, Q3’s current should have the following property:

\[
I_2 / I_3 = a \cdot T^\alpha
\]  

(6)

where \( a \) is a temperature independent parameter and \( \alpha \neq 0 \). \( V_{BE} \) difference between Q2 and Q3 is a superposition of a PTAT term and a \( T \ln(T) \) term is named \( V_{NL} \):

\[
V_{NL} = \Delta V_{BE3,2} = \left( V_{BE3}(T_r) - V_{BE2}(T_r) \right) \frac{T}{T_r} - \alpha \frac{kT}{q} \ln \left( \frac{T}{T_r} \right)
\]  

(7)
$V_{PTAT}$ and $V_{NL}$ can be combined linearly with $V_{BE}$ in either voltage domain or current domain to extract the $V_{GO}$ as shown in Fig. 2. To extract $V_{GO}$, we will have

$$V_{GO} = A_1 V_{BE2} + A_2 V_{PTAT} + A_3 V_{NL}$$  \hspace{1cm} (8)$$

Solving (8), the weighted gains can be calculated as follows:

$$A_1 = 1, \quad A_2 = \frac{q}{kT \ln(n)} \left( \frac{(\eta-1)}{\alpha} \right) \left[ V_{BE3}(T_r) - V_{BE2}(T_r) \right] - \left[ V_{BE2}(T_r) - V_{GOr} \right], \quad A_3 = -\frac{(\eta-1)}{\alpha}. \hspace{1cm} (9)$$

In this approach, the voltage reference’s performance is determined (6) by $I_3$ accuracy. Some architectures [12] utilized a first-order temperature independent current ($V_{BG}/R$) or a CTAT current ($V_{BE}/R$) as $I_3$, which are not accurate enough to achieve sub-ppm TC. Bootstrapping concept is introduced here to generate a temperature independent current.
CHAPTER 3. Bandgap Structure

3.1 Kuijk circuit

The Kuijk bandgap reference circuit is repeated in Figure 5. The circuit was first discussed in 1973 [2]. Kuijk used diode-connected transistors to sense the variation of the temperature. One method based on Kuijk structure [6] is given here to illustrate how $V_{GO}$ can be extracted.

![Kuijk bandgap reference circuit](image)

Figure 5. Kuijk bandgap reference circuit

Its analysis is very similar to that of the other two as well. For convenience, it will be assumed that $R_1=R_2$ [12]. It follows from a basic circuit analysis that the following five equations are independent with the five unknowns \{ID1, ID2, VD1, VD2, VREF\}.

\[
\begin{align*}
I_{D2} &= \frac{V_{D1}-V_{D2}}{R_0} \\
I_{D1} &= I_{D2} \\
I_{D1} &= J_{SO1} A_1 T^m e^{\frac{V_{D1}-V_{GO}}{kT}} \\
I_{D2} &= J_{SO2} A_2 T^m e^{\frac{V_{D2}-V_{GO}}{kT}} \\
V_{REF} &= V_{D1} + I_{D2} R_2
\end{align*}
\]
After simplifying the above equations,

\[ V_{ref} = V_{G0} + n \frac{K}{q} \left( \ln \left( \frac{A_2}{A_1} \right) - \ln \left( \frac{1}{R_0} \right) T - (m-1) n \frac{K}{q} TlnT \right) \]

### 3.2 One implementation of Kuijk circuit

An implementation of Kuijk structure is shown in Figure 6 [7], a differential opamp OP4 is used to subtract \( V_{BE2}, V_{BE3} \) and add the \( V_{NL} \) to the original Kuijk’s output \( V_O \) to generate reference voltage \( V_{REF} \). \( V_{REF} \) is then regulated over a 0 TC resistor \( R_5 \) to generate the temperature independent current which is mirrored to \( Q_3 \). Buffers are inserted between \( V2' \) and \( V2, V3' \) and \( V3 \) to guarantee \( Q_3 \)’s current, \( I_3 \) equals to \( M \cdot V_{REF}/R_5 \), which is necessary to make (6) valid.

In this structure, the new output \( V_{REF} \) is used to generate the constant current \( I_3 \) and produce \( V_{BE3}, V_{NL} \) which is further feedback into \( V_{REF} \). The bootstrapping concept here makes this \( V_{GO} \) extraction method qualitatively superior to the existing voltage reference generators because they only attempt to cancel the first-order or high-order temperature dependence of \( V_{BE} \).

![Figure 6. VGO extraction based on Kuijk structure [7].](image-url)
Careful sizing and layout techniques, i.e., common centroid, should be used for the resistors. Assuming resistors R3B, R3C and R4B, R4C is equal. The voltage reference’s output equals to,

\[ V_{REF} = V_{BE2} + \frac{R_2}{R_1} (V_{BE2} - V_{BE1}) + \frac{R_4}{R_3} (V_{BE2} - V_{BE3}) \]  \hspace{1cm} (10)

Can be compared to (9) with \( \alpha=1 \), the resistor ratios can be calculated to make \( V_{REF}=V_{GO} \):

\[ \frac{R_2}{R_1} = \frac{q}{kT} \ln(n) \bigg\{ (\eta - 1) \big[ V_{BE3}(T_r) - V_{BE2}(T_r) \big] - \big[ V_{BE2}(T_r) - V_{GO_r} \big] \bigg\}, \quad \frac{R_4}{R_3} = (\eta - 1) \]  \hspace{1cm} (11)

R5 and M can be selected so that \( V_{BE3}(Tr)=V_{BE2}(Tr) \) which can further simplify the equations and make the trimming solution simple.

### 3.3 Error reduction techniques

Error sources that can degrade the performance of voltage references which include process variations of \( V_{BE} \), the mismatch between diodes, opamp offsets, temperature dependence. Which can be seen in (3), process variations of \( V_{BE} \) or mismatch between diodes result in PTAT errors. The spread of \( V_{BE} \) can be corrected by a single room temperature trim, which simultaneously corrects PTAT error due to resistor mismatch. The curvature of VBE can be corrected by utilizing the difference of \( V_{BE2} \) and \( V_{BE3} \) between two BJTs [2].

Other error sources, temperature dependent on base resistance \( r_b \), \( \beta \), and offsets are typically not just PTAT errors. Substrate PNP has very limited \( \beta \) (<10) compared to NPN and its base resistance can be large if the layout is not optimized. Considering these effects, (4) becomes

\[ \Delta V_{BE2,1} = V_T \ln(n) + \frac{I_{r_b1}}{\beta_1} - \frac{I_{r_b2}}{\beta_2} \]  \hspace{1cm} (12)
which is not a pure PTAT voltage anymore. All these small error sources will appear at voltage reference output following a transfer function. The total small error $e(T)$ at $V_{\text{REF}}$ can be expended into constant, $T$ and $T\ln(T)$ bases where $\varepsilon$ is the residue $[7]$.

$$
e(T) = e(T_r) + b_1(T - T_r) + b_2(T - T_r) \ln\left(\frac{T}{T_r}\right) + \varepsilon(T - T_r)
$$

(13)

Two temperature trimming is implemented here $[11]$. First, at room temperature (Tr), R5 is tuned to make $V_{\text{BE3}}(T_r) = V_{\text{BE2}}(T_r)$ that $V_{NL} = -\alpha \frac{kT}{q} \ln\left(\frac{T}{T_r}\right)$ and is 0 V at Tr. Still at room temperature, R2B, R2C is swept across until $V_{\text{REF}} = V_{GO}$. After R2B and R2C are trimmed, the thermal environment is changed to a hot temperature, i.e., 80 °C. Remaining resistors are swept and corresponding $V_{\text{REF}}$ values are measured at this hot temperature. Similarly, the right trimming codes are chosen when $V_{\text{REF}}$ voltage equal to $V_{GO}$. In this trimming method, only room temperature and one hot temperature are needed which saves the costs of maintaining thermally regulated testing environments compared to methods requiring cold temperature. Measurement and trimming time may still be long, but that is the price for pursuing sub-ppm performance.
CHAPTER 4. Modified Kuijk Structure

4.1 Objective

The purpose of the modified kuijk circuit is to make a simple circuit while decreasing number of operational amplifiers and resistors in the given circuit. The modified circuit reduces the complexity, decrease area. In this process, new circuit replaces 2 buffers opamps (OP2, OP3), summing opamp (OP4) and decrease number of resistors. The new circuit consists of two single stage amplifiers which work as buffers and summing circuit. Widlar circuit is designed for voltage biasing.

4.2 Design

The circuit is designed to add the nonlinear voltage $V_{NL}$ to Kuijk output $V_O$ to get a constant voltage $V_{REF}$. $V_{NL}$ is to calculate the difference between $V_{BE2}$ and $V_{BE3}$. The circuit is designed in a way so that it follows the below equations in the industrial temperature range of -40°C to 80°C.

$$I_2 = \frac{I_{tail}}{2} + I_s$$

$$I_3 = \frac{I_{tail}}{2} - I_s$$

$$\Delta V_{ref} = \Delta I_{ref} \cdot R_{ref}$$

$$V_{ref} = V_o + \Delta V_{ref}$$

$$V_{ref} = V_o + V_{NL} \left( \frac{1}{R_{s} \cdot g_m} \right)$$

$$V_{ref} = V_o + V_{NL} \left( \frac{\beta R_W}{R_s} \right)$$
The modified circuit is built with nfet33 as inputs and the current mirror is formed by p fet33 transistors. In this design total, 15 transistors are used and sized according to stay in saturation and act as a buffer and summing circuit. And the voltage biasing for the circuit is done by the widlar circuit. Where the current mirror transistors have a good range of selection for the W/L ratio. While the W/L ratio range is limited for the nfet33 transistors because of its low gate voltages.
Flow chart describes the steps followed while designing the circuit

1. Calculate the resistor ratio (R2/R1)
   - Fix R2
   - Trim R1 till the slope of Vo is minimum

2. Calculate the W/L ratios of the input transistors by input voltages
   - Select W/L ratios of current mirror transistors
   - Select W/L ratios of tail transistors

3. Calculate the sizes of widlar circuit as per the required biasing voltage
   - Change the ratios of main widlar biasing voltage to fix Vtail
   - Change the ratios of widlar biasing voltage to fix Vtest and choose Rw

4. Adjust the ratios of input transistors (Vbe) to make sure they are saturation
   - Accordingly change the tail transistor size so that the overdrive voltage is not too low
   - Trim the resistor R5 to make the currents in BJTs equal

5. Adjust the ratios of Vo input transistors to get a better output Vref shape
   - Adjust the ratio so the transistors remain in saturation
   - Change the tail transistor size so that the overdrive voltage is not too low, monitoring the Vtail

6. Trim the resistors
   - Trim R1 to decrease the slope of Vo
   - Simultaneously, trim the Rs to achieve low TC
CHAPTER 5. Results

5.1 Simulation of Kuijk circuit

The proposed $V_{GO}$ extraction method is verified in a 130nm CMOS process. $V_{G}(T)$ in this process can be decomposed to a constant term $V_{GO}$, a PTAT term, a $T\ln(T)$ term and residue errors. The residue errors (~100 uV) will limit the temperature drift to about 0.5 ppm/°C. The W/L ratio of the unit resistor is taken so that their positive body TC and negative body TC can be cancelled. The final TC of a unit resistor is 0.5 ppm/°C. To save the efforts of implementing chopping or auto-zeroing in opamps, spice models of ADA4528 is used in the simulation of Kuijk circuit [7].

Figure 8. Schematic of the Kuijk circuit
The output of Kuijk circuit $V_o$ and the constant voltage $V_{ref}$ were plotted in the below graph, $V_{ref}$ is nearly constant at 1.119V. The temperature coefficient is calculated as 0.3 ppm/°C, the difference between the base emitter voltages as -37μV.

![Graph showing $V_o$ and $V_{ref}$](image)

**Figure 9. Output of Kuijk circuit**

### 5.2 Simulation of modified Kuijk circuit

As mentioned earlier, the new Kuijk circuit replaces the OP2, OP3, OP4 and the resistors R3B, R3C, R4B and R4C. The resistor ratios are taken in such a way that it follows (14). The spice models of ADA4528 is used in the simulation of Kuijk circuit.

$$V_{ref} = V_o + V_{NL} \left( \frac{\beta R_w}{R_s} \right).$$  \hspace{1cm} (14)

Where $R_w$ and $R_s$ values are 45K and 14.29K.
Figure 10. Modified Kuijk circuit

The modified circuit is built with nfet33 as inputs and the current mirror is formed by pfet33 transistors. In this design total, 15 transistors are used and sized according to stay in saturation and act as a buffer and summing circuit. And the voltage biasing for the circuit is done by the widlar circuit. Where the current mirror transistors have a good range of selection for the W/L ratio. While the W/L ratio range is limited for the nfet33 transistors because of its low gate voltages.

For the VBE input circuit, current mirror transistors, the W/L range can start from 16 till 0.33 where the transistors could stay in saturation but for the input transistors the W/L ratio range is 2 to 0.25. There is a tradeoff between overdrive voltages of input transistors and the drain voltage of tail transistors. Sizing is be done by balancing both and keeping all the transistors in saturation.
In the above circuit, the Vtail and Vtest are generated by the widlar circuit which is swept across the temperature. Vo and Vref are plotted on the below graph, Vref is nearly constant at 1.115V. The temperature coefficient is around 3.5 ppm/°C, the difference between the base emitter voltages as 194.4nV.
Figure 12. Output of modified Kuijk circuit

Figure 13. $V_{BE2}$ and $V_{BE3}$
Few graphs of the voltages of transistors are plotted against temperature which is used to confirm the transistors are in saturation. And using the graphs observation was made that above the industrial temperature range of -40°C to 80°C, few transistors are no longer in saturation. The table shows the values of the voltages of the transistors that are changed over the range of temperature from -40°C to 80°C.

![Graph showing VGS and VDS vs temperature]

(14.1) Vth is 456.3

For the \( V_{BE} \) input circuit, the change in W/L ratio of the M5 to M8 will alter the threshold voltage and overdrive voltage of the transistors (M5 - M8). The W/L ratio of the M1, M2 transistors changes its overdrive voltage and source voltage. The W/L ratio of M3, M4 can alter the overdrive voltages of M1 to M8. Considering all the parameters the sizes are calculated.
The modified circuit, uses a simple single stage amplifiers to replace three operational amplifiers and decrease two resistors which occupies lot of area. This circuit consumes 50% less power. This circuit can be used in low accuracy, low power and integrated applications.
Figure 15. Output Results

Table 1. Voltage values over the temperature range

<table>
<thead>
<tr>
<th></th>
<th>$V_d$</th>
<th>$V_s$</th>
<th>$V_g$</th>
<th>$V_{ds}$</th>
<th>$V_{gs}$</th>
<th>$V_{th}$</th>
<th>$V_{od}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>M1</td>
<td>1.32–1.42</td>
<td>205–85m</td>
<td>825-670m</td>
<td>1.11-1.34</td>
<td>620-585m</td>
<td>492.5m</td>
<td>127.5-92.5m</td>
</tr>
<tr>
<td>M3</td>
<td>225-105m</td>
<td>0</td>
<td>550-543m</td>
<td>225-105m</td>
<td>550-543m</td>
<td>456.1m</td>
<td>193.9-86.9m</td>
</tr>
<tr>
<td>M5</td>
<td>1.96-1.99</td>
<td>2.5</td>
<td>1.96-1.99</td>
<td>540-510m</td>
<td>540-510m</td>
<td>424.6m</td>
<td>115.4-85.4m</td>
</tr>
<tr>
<td>M7</td>
<td>1.32-1.42</td>
<td>1.98-2.02</td>
<td>1.32-1.42</td>
<td>660-396m</td>
<td>660-396m</td>
<td>559.7m</td>
<td>101-164m</td>
</tr>
<tr>
<td>M9</td>
<td>1.73-1.69</td>
<td>2.5</td>
<td>770-810m</td>
<td>1.73-1.69</td>
<td>770-810m</td>
<td>442.9m</td>
<td>327.1-367.1m</td>
</tr>
<tr>
<td>M11</td>
<td>780-700m</td>
<td>1.73-1.69</td>
<td>778-990m</td>
<td>780-700m</td>
<td>778-990m</td>
<td>634.9m</td>
<td>143.1-355.1m</td>
</tr>
<tr>
<td>M13</td>
<td>780-700m</td>
<td>459-431m</td>
<td>321-269m</td>
<td>1.13-1.09</td>
<td>678-667m</td>
<td>539.2m</td>
<td>138.9-128m</td>
</tr>
<tr>
<td>M15</td>
<td>459-431m</td>
<td>0</td>
<td>459-431m</td>
<td>665-755m</td>
<td>665-755m</td>
<td>456.7m</td>
<td>208-289m</td>
</tr>
</tbody>
</table>
5.3 Widlar circuit

Figure 16. Widlar circuit

Figure 17. Biasing voltages
CHAPTER 6. Conclusion

This creative component proposed a method to extract $V_{GO}$ from the temperature characteristic of base-emitter voltage ($V_{BE}$) in a bipolar transistor. Small error sources which can affect the voltage reference performance are analyzed and their effects on the temperature coefficient can be minimized after trimming. This analysis and modified method used to decrease the number of operational amplifiers and resistors which makes the circuit less complex, reduces area and power requirements. The performance of the circuit was verified experimentally. The presented method is implemented in the Global Foundries 130nm process. Simulation results show that the design can achieve sub-ppm level temperature coefficient over an industrial temperature range from -40 °C to 80 °C.
REFERENCES


