Design, development and fabrication of circuits using the CMOS-70 process

Jonathan Vincent Williams

Iowa State University

Follow this and additional works at: https://lib.dr.iastate.edu/rtd

Recommended Citation
https://lib.dr.iastate.edu/rtd/20088

This Thesis is brought to you for free and open access by the Iowa State University Capstones, Theses and Dissertations at Iowa State University Digital Repository. It has been accepted for inclusion in Retrospective Theses and Dissertations by an authorized administrator of Iowa State University Digital Repository. For more information, please contact digirep@iastate.edu.
Design, development and fabrication of circuits using the CMOS-70 process

by

Jonathan Vincent Williams

A thesis submitted to the graduate faculty
in partial fulfillment of the requirements for the degree of

MASTER OF SCIENCE

Major: Electrical Engineering

Program of Study Committee:
Gary Tuttle (Major Professor)
Vikram Dalal
Alan Constant

Iowa State University
Ames, Iowa
2003
Copyright © Jonathan Williams, 2003. All right reserved.
This is to certify that the master’s thesis of

Jonathan Vincent Williams

has met the thesis requirements of Iowa State University

Signatures have been redacted for privacy
# TABLE OF CONTENTS

**CHAPTER 1. INTRODUCTION**.................................................................1
   Fabrication at Iowa State University Microelectronics Research Center ............. 1
   CMOS Process Development at the MRC ..................................................... 1

**CHAPTER 2. DESIGN** ........................................................................9
   Derivation of Transistor Characteristics ..................................................... 9
   Design of the GMR Latch ........................................................................... 12

**CHAPTER 3. FABRICATION** ...............................................................30
   Overview and Design of the CMOS Process ................................................. 30

**CHAPTER 4. TESTING** ......................................................................37
   Testing Methods Used During Fabrication .................................................. 37
   Testing of the Finished Wafers .................................................................... 40

**CHAPTER 5. RESULTS AND DISCUSSION** .....................................44
   Pre-Fabrication Characterization ................................................................. 44
   Test Transistors ............................................................................................ 44
   Sheet Resistance Measurements ................................................................. 50
   Gate Oxide Thicknesses ................................................................................ 52
   MOS Capacitor Measurements .................................................................... 52
   Fractal Capacitors ........................................................................................ 55
   Digital-to-Analog Converter ......................................................................... 55
   Operational Transconductance Amplifiers ................................................. 58
   Preliminary GMR Latch .............................................................................. 62
   Die Photomicrographs .................................................................................. 64

**CHAPTER 6. CONCLUSIONS** ............................................................67
   Summary ....................................................................................................... 67
   Recommendations for Future Work ............................................................ 67

**APPENDIX A. CMOS PROCESS FLOW** ...........................................69

**APPENDIX B. EARLY WORK: THE GMR LATCH** ..............................74
   Giant Magneto-Resistance Process Development at the MRC ..................... 74
   Overview and Design of the CMOS/GMR Process ....................................... 76
   GMR Latch Conclusions ............................................................................. 79

**REFERENCES CITED** .......................................................................80
CHAPTER 1. INTRODUCTION

Fabrication at Iowa State University Microelectronics Research Center

The Microelectronics Research Center (MRC) at Iowa State University includes basic semiconductor fabrication facilities. These facilities, funded in part by the National Science Foundation, are used to teach fabrication principles to students through hands-on lab work, as well as to provide the means to develop and produce working prototypes of devices for research purposes.

The facilities include a four-tube Thermco diffusion furnace with phosphorus/boron diffusion and oxide growth capability, a Karl-Suss MJB3 UV300 mask aligner (with resolution down to .5 µm), a GCA/Mann 3600F Pattern Generator for lithographic mask creation, wet process benches (for wafer cleaning/wet etching), a photoresist spinner, and a Temescal BJD-1800 electron-beam evaporation system for metal deposition. Characterization tools include a Nanometrics 210 Nanospec/AFT film/oxide thickness measuring system, a four-point probe system for resistivity measurements and probe stations used with HP4145B and HP4156A parameter analyzers and HP4280A Capacitance v. voltage meters.

Recently, work has been done to develop a CMOS process using the facilities at the MRC for class and research applications. The work presented here was intended to serve the purposes of proof-of-concept, provision of additional fabrication capabilities and options to the MRC and further characterization and refinement of the prior work.

CMOS Process Development at the MRC

A new addition to the MRC fabrication capabilities, the CMOS process has been
developed and preliminary testing and characterization has indicated the process is fully functional. This process has been used for a fabrication laboratory taught in the Spring of 2003.

The CMOS process uses diffused single p-type wells for the creation of NMOS transistors in an n-type substrate, along with fabrication of PMOS transistors in the substrate (Figure 1). It uses a single metal layer (aluminum) for interconnects, and the metal is also used for MOSFET gates. Fabrication is completed in sixteen steps, and involves six-mask lithography.

![Figure 1. Cross-section of fabricated CMOS transistors.](image)

Work on the CMOS process commenced in 2001, and drew upon older PMOS/bipolar processes. The initial outline of the process, created by Nee-Fong Siah, underwent several revisions and modifications as testing and characterization proceeded to further define proper procedure and process capabilities. Several problems were identified, and fixes were devised.

CMOS development promises to create new opportunities. In addition to updating the material taught in the fabrication laboratory, many modern circuits (analog, digital and mixed-signal) make use of CMOS designs, and still others require both NMOS and PMOS
transistors (not necessarily used in a CMOS configuration). The process thus enables local prototyping of designs and further research.

Advantages of the CMOS-70 Process

The CMOS-70 process is notable for its simplicity, robustness and low cost. It is designed to take advantage of the fact that higher background doping for NMOS transistors than PMOS transistors (as is the case with diffused p-wells in n-type background doping) can lead to rough equality (in absolute value terms) between the threshold voltage characteristics of NMOS and PMOS transistors. CMOS-70 also leverages basic proven and robust processing methods: wet and dry oxidation, wet etching, self-aligning manual photolithography, phosphorus and boron doping using planar diffusion sources and high-temperature drive stages and metallization. The process can be run completely in-house, using a mask aligner, two process benches, three furnace tubes (fed with nitrogen, hydrogen and oxygen), a metal deposition machine, common processing chemicals (primarily acetone, methanol, hydrochloric acid, ammonium hydroxide, hydrofluoric acid and hydrogen peroxide), and some test equipment.

Finally, the low number of steps required to fabricate simple circuits means fewer expensive masks need to be created, less room for error, and increased turn-around time. The entire fabrication process can be completed in less than 1 week, without the use of expensive external processing such as ion implantation.

Utilizing the CMOS process

The CMOS process described here is designed to provide additional capabilities for the MRC fabrication process. The work includes fabrication of standard test structures such as
NMOS and PMOS test transistors, n- and p-type diffusion resistors, diodes, n- and p-type MOS capacitors, and fractal capacitors.

Three additional structures fabricated during this process deserve special mention: a simple operational transconductance amplifier (OTA), a current-steering digital-to-analog converter, and a GMR Latch.

**Operational Transconductance Amplifier**

The Operational Transconductance Amplifier (OTA) is very similar to the op-amp, except the output is a current, rather than a voltage, based upon the differential input voltage. The OTA used for this project is a simple, standard design (Figure 2), incorporating large drive transistors (Q1 and Q4) for higher output current. This design has a wide output compliance voltage, meaning it is capable of a wide swing in output voltage to produce the required output current (Wassenaar, Ismail and Lin, 2003).

Two figures-of-merit are of particular interest for the OTAs fabricated here: gain (transconductance, measured in amps/volt or Siemens) and offset (output current divergence from ideal output current with zero input voltage difference).

OTAs are frequently used in on-chip high-frequency filters due to their simplicity and lack of compensation capacitors.
Current-Steering DAC

The digital-to-analog converter topology used was a simple scaled-MOSFET current-steering design (Figure 3).

In this circuit, current from a reference supply is directed to one of two outputs by n-type MOSFETs. The MOSFETs' W/L ratio is sized such that each progressively higher bit steers twice as much current as the next lower bit, thus ensuring that the output current is
representative of the binary input.

Figure 3. Digital-to-analog converter.

The inputs themselves are split, and fed through inverters to ensure that only one NMOS is “on” at a given time. This maintains the “current steering” function, and keeps the current demand on the reference supply constant.

Four figures-of-merit are very important for discussion of DAC characteristics. Offset error is the divergence from zero in the output when the binary input is all zeros. Gain error is the divergence from the ideal output when the binary input is all ones. Both are frequently reported as a percent of the ideal full-scale output.

Integral Nonlinearity (INL) is the maximum divergence of the output from the ideal
output for any input value. *Differential Nonlinearity* (DNL) is the maximum divergence from an ideal least-significant-bit (LSB) change of any single-step change in the output. Both INL and DNL are frequently reported in terms of LSBs (Song, 2003).

**GMR Latch**

The initial direction of this research involved both the new CMOS process described here and a fusion of that process with work on Giant Magneto-Resistance (GMR). Initial work was towards the design, fabrication and testing of a *CMOS/GMR latch*. This latch was first proposed by Kae Ann Wong in his Thesis, "A monolithic CMOS latch structure with integrated GMR devices as non-volatile data storage and a multiple-state sensing technique for pseudo spin-valve GMR devices" (1999). Das, Wong and Black pursued this structure further in their paper, "Nonvolatile CMOS Latch Employing GMR Resistors" (2000). The authors designed and had fabricated simple CMOS latches with differentially-programmed GMR resistors in the NMOS source-to-ground connection (Figure 4). By using a shorting (RESET) transistor, the latch could be made to consistently assume a specific logic state depending upon which GMR resistor presented the greater resistance.

The prior work done on this circuit involved having fabrication done at outside sources, and circuit functionality was demonstrated despite poor quality GMR layers.
Although early design work and fabrication testing was done with this latch structure, the direction of the research was then refocused exclusively on the CMOS process and design and fabrication of CMOS structures, due to the fact that the GMR process was not producing working GMR layers. However, data from the initial work (which was successful in creating working CMOS devices) was used for later CMOS fabrication.

A detailed overview of GMR and the GMR/CMOS process can be found in Appendix B.
CHAPTER 2. DESIGN

The design process for this project proceeded from identification of ways to expand upon and demonstrate current MRC capabilities, beginning with the initial concept (basic circuit ideas and design, circuit topology and/or structure concept) to device physics and requirements definitions, to circuit modeling with PSPICE, to die and wafer layout using Tanner L-Edit and ending with actual fabrication. Additionally, testing from initial fabrication runs obtained results that were used to modify assumptions regarding process and device parameters, processing procedure and circuit functionality.

The mask set designed was specific to the CMOS process and included CMOS circuits and test structures, as well as an updated GMR Latch structure.

Derivation of Transistor Characteristics

Since the goal of fabrication is making devices with certain predictable characteristics, it was necessary for all aspects of this project to be able to derive device parameters from process parameters. To do this, device physics came into play. Equation 1 (below) was used to obtain the predicted threshold voltage—the point at which the MOSFET may be said to be "on" (Taur and Ning, 1998; Streetman, 1992).
where

\( \phi_m \) is the metal workfunction (the difference between vacuum and Fermi level energies): 4.28 eV for aluminum.

\( k \) is Boltzmann’s constant: \( 8.625 \times 10^{-5} \text{ eV/K} \)

\( T \) is the temperature in Kelvin

\( N_A \) is the doping concentration in cm\(^{-3} \)

\( n_i \) is the intrinsic carrier concentration: \( 1 \times 10^{10} \text{ cm}^{-3} \)

\( \chi \) is the electron affinity (difference between vacuum and conduction band energy levels): 4.05 eV

\( E_g \) is the silicon bandgap: 1.12 eV

\( Q_{ox} \) is the equivalent oxide charge density in C/cm\(^2\)

\( C_{ox} \) is the oxide capacitance in F/cm\(^2\)

\( \varepsilon_{si}\varepsilon_o \) is the permittivity of silicon -- 1.04E-12 F/cm

A similar equation was used to find the PMOS threshold voltage.

Also important is a general idea of the channel carrier mobility to estimate the current of the devices for a given gate voltage. The n-type MOSFET channel mobility may be derived
from the effective normal field by the empirical relationship shown in Equation 2.

\[
\mu_n = 32,500 \left( \frac{4\epsilon_s \epsilon_r qN_A kT \cdot \ln \left( \frac{N_A}{n_i} \right) + \left[ C_{ox} \left( V_g - V_t \right) \right]}{\epsilon_s \epsilon_r} \right)^{1/3}
\]

(2)

where

\( V_g \) is the gate voltage

Using these formulations and similar ones for the PMOS transistors, it was possible to
derive predicted threshold voltages and MOSFET currents based upon processing parameters
(primarily, channel doping concentration and gate oxide thickness) and MOSFET
characteristics such as transistor sizing. In order to streamline the design process, the
equations were entered into a Microsoft Excel spreadsheet format, allowing for interactive
design of the MOSFETs.

To improve the utility of this tool, an existing Microsoft Excel spreadsheet for
calculating doping deposition/drive diffusion profiles from process variables (diffusion time
and temperature) was heavily modified to incorporate the entire fabrication process, from p-
well deposition to gate oxide growth (see Chapter 3: Fabrication). The accuracy of the
diffusion profile predictions was verified by spreading resistance measurements by Solecon
Labs, Inc. of Reno, Nevada.

The resulting workbook allowed for an interactive design process with respect to doping
profiles. Additionally, the integration of the diffusion worksheet with the MOSFET equation
worksheet allowed the direct relation of process parameters with the finished product.

**Design of the GMR Latch**

Although a working GMR process was unavailable, the component MOSFET devices and latch functionality were tested. Further calculations and characterization of the resulting structures spurred substantial modifications, and a new latch was included on the final test layout (along with the other structures). Results from the initial fabrications were also used to modify process parameters for other structures.

**Qualitative overview of latch circuit**

The latch circuit functions in similar fashion to a Clamped Bit-Line Current-mode Sense Amplifier (CBLCSA—see Blalock and Jaeger, 1991). The latch is also able to function as a normal CMOS latch for SRAM purposes.

The key to the nonvolatile memory aspect of the GMR latch is the RESET phase, initiated by turning the RESET transistor on (bringing the RESET nmos gate high). Upon transistor turn-on, both output nodes will be brought to approximately equal voltage. When the RESET transistor is again turned off, the latch will settle into a pre-defined value based on the differential programming of the GMR memory elements located between the latch NMOS transistor Source nodes and ground.

During the RESET phase, the NMOS RESET transistor can be approximated as a short between the output nodes. This approximation means the latch’s PMOS transistors see equal $V_G$ and $V_{DS}$ voltages; given equal processing parameters, equal current must flow through these transistors. However, it is not possible for equal current to flow through the latch’s NMOS transistors, as the GMR elements present different resistive values. This means the
NMOS $V_{DS}$ voltages will be different, implying different values of current flow. The qualitative view of the circuit thus leads to the conclusion that a small current must flow across the RESET transistor when it is turned on. This current compensates for the different $V_{DS}$ voltages seen by the latch’s NMOS transistors.

Upon bringing the RESET transistor gate low (turning the RESET NMOS off), the differential current flow across the RESET transistor is quickly converted to a voltage difference, which is amplified by the latch, causing it to settle into one state or the other.

Of course, it is also reasonable to conclude that there is a small voltage difference across the RESET transistor in the RESET phase (since the transistor does not present a true short); this voltage difference will also be amplified once the transistor is turned off, aiding the regeneration process.

Latch functionality is thus influenced by several factors. The first is GMR base resistance and magnetoresistive change: it is necessary to have a sufficient current flow across the RESET transistor that a significant voltage difference is generated, ensuring consistent latch regeneration in the correct state. Qualitatively, this would mean the voltage difference and RESET transistor current flow would need to be considerably higher than background noise levels (perhaps several orders of magnitude). If the GMR base and differential resistances are too small, the resultant current flow in the RESET state would be lost in the noise, and latch performance would be unpredictable.

Second, RESET transistor sizing might be critical: if the reset transistor were too small, turning it on would be insufficient to bring the output nodes together from their prior state. If it were too large, leakage current flow with the RESET transistor off would be sufficient to keep the latch from regenerating the proper new state. Restated, the RESET transistor must be able to produce a loop gain of less than unity when on, and a loop gain greater than unity
when turned off. Correct sizing might be difficult to determine analytically.

Third, processing uniformity would be very important—variation in characteristics within a latch could result in current imbalance during the RESET phase, causing the latch to regenerate in an unpredictable or incorrect state.

Finally, asymmetry in the latch design (including differences in capacitance between the legs of the latch or slight differences in resistance between the latch interconnections) could influence latch functioning, as well.

**Determination of Process Parameters for the GMR Latch**

*Numerical design process*

The determination of process parameters required specification and input from several sources. Work by Everitt, Pohm, and Daughton (1997) indicated that pseudo-spinvalves have a size-dependent switching field threshold that can is also dependent both upon an applied word-line field and the field generated by the sense current flowing through the bit. The combined switching field is higher as bit sizes decrease (smaller bits act increasingly like single magnetic domains, and so enjoy higher thresholds). In order to determine the switching field, then, it was necessary to have some idea of the GMR bit sizing, and decide on a sense current.

Further, in the name of fabrication feasibility, a minimum feature size had to be set. An initial plan for 2µm x 8µm bit sizes was later changed to 4µm x 16 µm to accommodate fabrication capabilities at the MRC and decrease lithography alignment errors.

Determination of the magnetic field incident on the GMR layers due to word line current was a straightforward matter through application of Ampere’s law (Equation 3)
\[ H = \frac{I}{2\pi r} \] (3)

where

- \(H\) is the magnetic field in amps/meter
- \(I\) is the current flowing in the word line in amps
- \(r\) is the distance between the layer and the center of the word line in meters.

For the initial design, the field due to the sense current flowing down the GMR bit was modeled through an approximation in which all of the current was assumed to flow through the center copper spacer layer. Further, it was assumed this current flow could be approximated as taking place through a wire. The field experienced by the outer magnetic layers was then calculated using Ampere’s law, as above.

Based on the data from Everitt et al. (199), a sense field of approximately 10-20 Oersted would safely keep the devices from switching, with room to spare. Initial calculations determined that a RESET phase current of about 25 µA (all transistors in saturation) would be required to meet this specification.

Several other design criteria were incorporated at this point. A MOSFET threshold value (\(V_T\)) of about ±1V was desired. Power supply voltage was assumed to be 5V. And based upon measurements, background doping of the n-type wafers was around \(1.7 \times 10^{15}/\text{cm}^3\).

In order to obtain rough equality (absolute value) between the PMOS and NMOS \(V_T\), the gate oxide thickness was reduced to approximately 300Å (typical for older processes in the lab were gate thicknesses of 500-1000Å). Oxide interface charges were initially assumed to be a little worse than typical for silicon processing \((5 \times 10^{-9} \text{ C/cm}^2)\). From these specifications, W/L ratios were calculated for the latch MOSFETs, and these values were
incorporated into the layout. For the NMOS, the W/L ratio was .446; for the PMOS, it was 1.14.

In addition to the above parameters, ambient temperature of 290K was specified. A p-well doping with a surface concentration approximately one order of magnitude higher than the background n-type doping was desired, along with a junction depth between the p-well and substrate of between 4 and 5µm (plenty of room for subsequent processing). PMOS and NMOS source and drain doping were specified as at least one order of magnitude higher than background or p-well doping.

The numerical process parameter calculations were also used to determine appropriate diffusion deposition and drive times and temperatures for the MOSFET source and drain areas. An initial junction depth of .5µm was specified for compatibility with a CMOS process test mask (which included MOSFETs with channel lengths of 2µm). The initial NMOS boron S/D deposition was to be conducted for 5 minutes at 800° C, and the drive-in would be for 40 minutes at 950° C. The planned phosphorus S/D deposition was to be done for 10 minutes at 800° C, and the drive-in was expected to be for 22 minutes at 1050° C.

The drive-in times, above, were also designed such that wet oxidation conducted for the entire time would result in approximately 3000Å of new oxide.

**Modeling design process**

Prior work on the design of this latch pointed to some general guidelines for RESET transistor sizing. In addition, PSPICE simulation was used to expand upon these guidelines.

In his thesis, Wong conducted an analysis of the GMR latch circuit, and proposed a structure with a reset NMOS transistor W/L ratio 60 times as large as that of the latch’s transistors. This choice of W/L ratio was not explained in terms of Wong’s analysis.
To gain further insight into the functioning of the circuit, SPICE simulation was employed. The PSPICE simulation circuit was configured to run a three-second transient simulation, divided into three parts: an initial settled state, a reset state, and a final re-settled state. 10 pF capacitors were added to the outputs to simulate measurement equipment loads on the circuit. The MOSFETS used a level 2 (process parameter) model in order to take advantage of the calculated process parameters derived earlier in the design process.

Because the circuit would not initially settle into a real-world state, a short .1-volt pulse produced by a voltage source .25 seconds into the simulation served to force the latch into a predictable state. The RESET transistor’s gate was initially set to 0V, then taken to 5V after one second, then taken back to 0V one second later using a piecewise-linear (PWL) voltage source. The expected result, if all were working correctly, would be a RESET phase in which the output nodes were within a millivolt or less of each other, and a post-RESET phase in which the output nodes would assume one state or the other, depending upon the differential programming of the GMR elements.

From the beginning, this simulated circuit was not very well behaved. Very slight modifications to process or circuit parameters resulted in very different behavior. This was the case regardless of whether the modifications were to GMR element resistances or transistor parameters. Additionally, the margin of error within which the PSPICE simulation would behave as expected was very small—the resultant range of RESET transistor Width values for a given Length over which the circuit would behave was 1-2 µm.

This odd simulation behavior was maintained despite several attempts to clean it up. Increasing the current flow during RESET did not ameliorate the difficulty; neither did adding or removing output capacitance, changing MOSFET models, using parts from the PSPICE evaluation library rather than FETs modeled based on processing parameters or even
replacing the RESET transistor with a switch circuit device.

**Layout**

Attention was paid in the layout to several factors. First, minimum feature sizes of 4µm were maintained, both in polygon dimensions and in spacing between adjacent polygons. This was done both due to consideration of the capabilities of the lithographic equipment (mask creation with the GCA/Mann pattern generator, photoresist exposure with the Karl-Suss mask aligner) and the limitations of manual visual alignment. Likewise, layer overlap (e.g. gate electrode over gate oxide, or metal over vias) was kept to a minimum of 2µm, and in most cases 5 µm for the same reasons (Figure 5).

![Initial latch layout.](image)

Additionally, it was necessary to ensure adequate spacing between p-well areas, as diffusion drive-in steps result in lateral diffusion that might cause the p-well areas to short.
together. This effect could also result in the shorting together of MOSFET source/drain areas, so MOSFET length had to be at least several microns greater than the combined source/drain junction depths.

Lateral diffusion during drive-in could have another undesired consequence: the alteration of MOSFET width/length ratios. To compensate for this effect, all MOSFET source and drain dimensions were decreased by an amount equal to the designed junction depth (initially, .5µm).

Because of the extreme sensitivity of the PSPICE results to small changes in processing or circuit parameters, and because the very narrow range of functioning solutions indicated by PSPICE for a given set of parameters called for a process more tightly controlled that was feasible given the processing equipment at hand, the decision was reached to design a test wafer with a wide range of RESET transistor sizing. This range was centered, as best as could be determined, around the solution PSPICE pointed to as functional. Additionally, the range was made large enough to encompass the Width/Length ratio Wong used for his design, relative to the sizing of the latch NMOS transistors.

Initially, the wafer layout included 2500 die (50 x 50); this number proved impractical for fabricating lithographic masks within a reasonable amount of time, so was reduced to 100 (10 x 10).

Based upon a desired RESET (triode) current of 25 µA and a supply voltage of 5V, the latch NMOS transistors were designed to be 20 µm long by 11 µm wide and the PMOS transistors were designed to be 20 µm long by 28 µm wide. The RESET NMOS transistor was designed to be 24 µm long and a variable number of microns wide; a two-fingered gate design allowed a range from 23 µm to 617 µm for the channel width without excessive die size.
The wafer layout used 8 masks.

**The updated GMR Latch**

Results from testing the initially-fabricated design caused the RESET-phase current calculations to be revisited. The first latches could not be reset reliably into a state depending upon differential resistance, and one possible culprit was insufficient differential current to overcome processing variations, asymmetric capacitance, etc.

More accurate modeling of the field in a given layer produced by the current flowing through the other layers indicated that the initial calculations had over-estimated the field produced by a factor of almost 300, due to the proximity of the layers.

A more accurate value was derived by calculating the percentage of total current flow through each layer (based upon layer conductivity and cross-sectional area) and using superposition to sum the field present in the magnetic layers due to the total field contributions of all other layers.

The field at a point on axis due to a flat, long conductor centered on that axis as pictured in Figure 6 is given by Equation 4.

\[
H = \frac{I}{2\pi a} \arctan \left[ \frac{a}{d} \right]
\]  

where

- \(2a\) is the width of the conductor
- \(d\) is the distance from the conductor to the point on axis where the field is measured.
It should be noted that this equation primarily applies when the distance to the measuring point from the conductor is significantly greater than the thickness of the conductor. In our case, the two dimensions were comparable, at least for adjacent layers. However, a comparison between this solution and the rigorous one (solved with the aid of Mathematica) indicates agreement to three significant digits.

Using the above equation to sum fields from all layers, it was determined that a current of about 7.5 mA would be required to produce a field of 10 Oersted. The latch was thus redesigned for a 1 mA RESET-state current (to provide room for error) and included in the final test wafer (Figure 7).

The NMOS transistors in the new latch were 5 µm long and 160 µm wide, and the PMOS transistors were 5 µm long and 400 µm wide. Both types of MOSFET used a multiple-finger design.
As in the first latch, a range of sizes for the RESET transistor was used across the wafer.

**Design of the Operational Transconductance Amplifier**

Design of the OTA began with a small-signal model of the circuit (Figure 8). The circuit was designed to operate at 5 volts, with a bias current of 1µA. Various MOSFET parameters for the analysis are listed in Table 1.

<table>
<thead>
<tr>
<th>MOSFET Parameters for OTA</th>
</tr>
</thead>
<tbody>
<tr>
<td>(I_D=1µA)</td>
</tr>
<tr>
<td>NMOS&lt;sub&gt;1&lt;/sub&gt;</td>
</tr>
<tr>
<td>( \mu_nC_{ox}: 57.2\mu A/V^2 )</td>
</tr>
<tr>
<td>W/L: 4.1</td>
</tr>
<tr>
<td>( 2\psi_B: .844 ) V</td>
</tr>
<tr>
<td>( \gamma_n: 2.06 ) V(^{1/2} )</td>
</tr>
<tr>
<td>( V_T: 1.38 ) V</td>
</tr>
<tr>
<td>( V_GS: 1.48 ) V</td>
</tr>
</tbody>
</table>
DC steady-state conditions:

$Q_1$ and $Q_2$ are joined in a current-mirror configuration, as are $Q_3$ and $Q_4$, $Q_7$ and $Q_8$, and $Q_9$ and $Q_{10}$. $Q_1$ has twice the W/L ratio of $Q_2$, and $Q_4$ has twice the W/L ratio of $Q_3$. This is to increase the output current.

The circuit is biased through the current mirror composed of $Q_7$ and $Q_8$. We will bias the circuit with 1μA of current.

We want all transistors to remain in their saturated operating area ($V_{DS} \square V_{GS} - V_T$).

Assume $V_{in+} - V_{in-} = V_{id} = 0$.

$I_5 = I_6 = 1 \mu A$;
\[ I_1 = 2I_2 = 2I_3 = I_4 = I_7 = I_5 = 1 \, \mu A \]

Therefore, the small-signal parameters become:

\[ v_{gsa} = v_{gsb} = v_{gsc} = 1.5 \, \text{V} \]
\[ g_{m2} = g_{m3} = 15.29 \, \mu \text{S} \]
\[ g_{m5} = g_{m6} = 15.26 \, \mu \text{S} \]
\[ g_{m1} = g_{m4} = g_{m7} = g_{m8} = 21.56 \, \mu \text{S} \]
\[ g_{m9} = g_{m10} = 15.26 \, \mu \text{S} \]
\[ g_{mb5} = g_{mb6} = \frac{V_n}{2\sqrt{2N_B + V_{SB}}} = 7.57 \, \mu \text{S (max input) to 16.2} \, \mu \text{S (min input)} \]

Common-mode input range:
\[ V_{idc(max)} = 5-1.45-(1.45-1.38)+1.45 = 4.93 \, \text{V} \]
\[ V_{idc(min)} = 0+(1.48-1.38)+1.45 = 1.57 \, \text{V} \]

(where 1.47 volts is \( V_{GS} - V_T \) for \( I_D = .5 \, \mu \text{A} \))

Output voltage swing:
\[ V_{out(max)} = 5-(1.5-1.4) = 4.9 \, \text{V} \]
\[ V_{out(min)} = 0+(1.5-1.4) = .1 \, \text{V} \]

Because of the current mirror configuration, the output of the amplifier is essentially produced by the differential pair, meaning the output can be written as in Equation 5.

\[ I_{out} = g_m(v_{id}) = 15.26 \, \mu \text{S}(v_{id}) \quad (5) \]

Additionally, PSPICE simulation confirmed that the OTA would function normally over a wide range of transistor parameters (Figure 9).
There was some uncertainty in the small signal analysis due to the body effect on the input NMOS transistors. Thus, the final layout includes both grounded-body-connection ("Type 1") and source-connected ("Type 2") NMOS transistors. The OTA layout is shown in Figure 10. As with all other layout, it was done in L-Edit.

**Three bit current-steering DAC**

The DAC design was straightforward, and consisted simply of scaling transistors to give binary weighting to the current passed through them. The drive circuitry included inverters.

The challenge for the DAC design came during the layout, as it became necessary to use diffusion areas for interconnect "bridging" under metal lines. Care was taken to ensure such
bridging would not impact output signal or power/ground lines; therefore, bridging was employed only on digital input (high impedance) lines. The layout is shown in Figure 11.
Test structures

Several other test structures were added as well. Two MOS capacitors (200 µm × 200 µm) were included for C-V measurements. Two types of diodes (one that made use of a p-well and n⁺ type doping, and one that made use of adjacent p⁺ and n⁺ type doping in a p-well) were included as well. Basic test n-MOSFETs (L: 5 µm, W: 24 µm) and p-MOSFETs (L: 5 µm, W: 48 µm) were also added. Finally, test resistors formed from p⁺ and n⁺ type diffusion areas were included.

Fractal capacitor

The fractal capacitor was created by modifying the boarder between two parallel metal areas. The pattern used to create the fractal, called a *generator* (Figure 12), then replaced the boarder. The resulting pattern’s sides were likewise replaced with smaller versions of the same generator, continuing until each side was 8 µm long (the minimum necessary to maintain a 4 µm plate separation). The resulting pattern and layout is shown in Figure 13 (derived from Lee, Hershenson, Mohan, Samavati, and Yue, 2003).

![Figure 12. Fractal generator.](image-url)
The original parallel plate boarder was 512 µm long. Given the nominal metal thickness of .25 µm, 4 µm plate spacing and free-space dielectric between the plates, initial calculations found such a capacitor would typically have a capacitance of around .03 pF. This calculation was in error—the correct value would have been about .003 pF. The fractal boarder multiplies the surface area of the capacitor by a factor of 8, and may achieve a further boost to capacitance on the order of 15% due to efficiency of energy distribution. The resulting capacitance should be nearly 10 times that of the original structure, but unfortunately, too small to measure (about .026 pF). Although additional gains in capacitance may be noticed due to fringing that passes through the adjacent SiO₂ layer, this error resulted in a structure that would be dominated by parasitic capacitance.

**Final layout**

The final chip layout is shown in Figure 14. Both versions of dies (with OTA types 1 and 2) are shown.
Figure 14. Final chip layout, with a) OTA type 1 and b) OTA type 2.
CHAPTER 3. FABRICATION

Overview and Design of the CMOS Process

The CMOS fabrication procedure designed at the MRC is a six-mask process. It is a single p-well, metal gate design with one metal interconnect layer. This process was designed primarily for use in a fabrication class taught at the MRC. The process created was based heavily on an existing PMOS/BJT process used in the class, consisting of wet oxide and dry oxide growth, boron nitride/cerium pentaphosphate planar diffusion deposition/drive steps for p- and n-type doping, patterning with ultraviolet lithography and aluminum deposition using electron-beam evaporation. The wafers thus fabricated included both MOSFET (either PMOS or NMOS, depending upon the substrate) and BJT devices, as well as other test structures (van der Pauw patterns for resistivity measurements, resistors and MOS capacitors for Capacitance-voltage measurements). This older process was a four-mask design with extensive robustness built in to compensate for the non-cleanroom fabrication environment and manual fabrication process steps. The devices fabricated with the older process were huge by modern standards (up to 50µm feature sizes with 10-20µm layer overlap) and replicated across the wafers for redundancy.

Additionally, modifications to the CMOS-70 process were made to allow for CMOS/GMR fabrication. Detail of these modifications can be found in Appendix B.

The fabrication process is also conducted in a non-cleanroom environment (HEPA filtering, cleaning procedures and gloving helps to minimize contamination). The process steps are detailed in Appendix A. Specific lab procedures followed those detailed in the Microelectronics Research Center NSF Lab Manual (2002).
Processing challenges

Several processing runs were done in preliminary work before a successful product was created, and a number of problems were encountered that called for modification of the specified processing plan. Insufficient etching time during some lithography stages was corrected. A 15-second HF dip prior to metallization, specified for earlier processes, was dropped when it was discovered that the dip was sufficient to destroy the very thin gate oxides used in this project. And planar diffusion sources which had been in use for years were re-treated according to Carborundum’s technical recommendations for pre-deposition treatment (900°C 100% O₂ for 30 minutes for the Boron Nitride discs, 8 hours at 900°C for the cerium pentaphosphate discs) to ensure good performance.

After fabrication, several test wafers were sent to Solecon Laboratories, Inc. (Reno, NV) for spreading resistance measurements. This measurement technique involves the physical beveling of a wafer by grinding with a diamond slurry at angles between about 8° and 34°. After the grinding process, twin measurement probes are stepped down the beveled edge to make resistance measurements; these measurements are compared with known values to determine doping profiles. These physical doping measurements agreed quite well with the calculated expected values, although they verified that one constant used for doping concentration calculation (the solid solubility limit of phosphorus in silicon at deposition temperatures) had been too high. The measured doping profile agreed with more up-to-date value for the phosphorus solid solubility in silicon.

A potentially serious problem was discovered after several fabrication runs resulted in measured short-circuits between MOSFET source and drain areas: the use of pure aluminum for contact with silicon. After metallization and metal trace patterning, the wafers are subjected to a sintering anneal for 15 minutes at 425°C. This is done to ensure the
elimination of surface oxide between the deposited aluminum and the silicon substrate, as well as good physical contact. Unfortunately, the solubility of silicon in aluminum is significant, meaning that at sintering temperatures silicon diffuses easily into the aluminum above it. This diffusion process does not occur evenly; diffusion occurs much more readily along aluminum grain boundaries, leaving voids in the silicon into which the aluminum flows down. This “spiking” effect can be quite significant, resulting in the shorting of contacts through diffused regions to the substrate beneath. As a practical matter, this tends to limit the viability of pure aluminum contacts to designs employing junction depths in excess of 2-3µm (Plummer, Deal and Griffin, 2000). While the temperature of the sintering anneal used in this process is lower than that used in industry (typically, 450-500°C), the short junction depth (.5 µm) meant that excessive aluminum spiking could be a problem.

Although aluminum spiking was only one possible culprit, this possibility was dealt with by a test-wafer layout redesign, using MOSFETS with much longer channel lengths. This enabled the use of greater junction depths (1.5-2.0 µm). Adapting the deeper junction depth to the GMR/CMOS project required undersizing all dimensions of source-drain diffusion areas by 1.5 µm to compensate.

**Processing parameters, initial design**

Based upon calculations, preliminary successful processing runs of CMOS test wafers used the following parameters, and with the results listed in Table 2.
Table 2. Initial processing parameters and results.

<table>
<thead>
<tr>
<th>Step</th>
<th>Action</th>
<th>Result (if applicable)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>Four-point probe resistivity characterization</td>
<td>Doping concentrations approximately $1.7 \times 10^{15}$ atoms/cm$^3$, all wafers</td>
</tr>
<tr>
<td>2.</td>
<td>Field Oxide was grown for 20 minutes at 1050°C.</td>
<td>TW1: 2830Å</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TW2: 2702Å</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TW3: 2687Å</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(Measured with Nanospec)</td>
</tr>
<tr>
<td>3.</td>
<td>First lithography (p-well), BOE dip: 9 minutes.</td>
<td>$&lt; 100\text{Å}$ oxide remaining</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(Measured with Nanospec)</td>
</tr>
<tr>
<td>4.</td>
<td>Boron deposition for p-well, 30 minutes at 800°C soak time (all other processes done at 800°C, as well).</td>
<td>N/A</td>
</tr>
<tr>
<td>5.</td>
<td>Boron drive for p-well, 720 minutes at 1125°C (13.14 minutes steam ambient).</td>
<td>TW1: 3104Å</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TW2: 4229Å</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TW3: 4196Å</td>
</tr>
<tr>
<td>6.</td>
<td>Second lithography (PMOS source/drain), BOE dip: 11 minutes.</td>
<td>$&lt; 100\text{Å}$ oxide remaining</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(Measured with Nanospec)</td>
</tr>
<tr>
<td>7.</td>
<td>Boron deposition for PMOS Source/Drain, 20 minutes at 900°C.</td>
<td>N/A</td>
</tr>
<tr>
<td>8.</td>
<td>Boron drive for PMOS Source/Drain, 65 minutes at 950°C (51.48 minutes steam ambient).</td>
<td>TW1: 3650Å</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TW2: 3161Å</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TW3: 4525Å</td>
</tr>
<tr>
<td>9.</td>
<td>Third lithography (NMOS source/drain), BOE dip: 10 minutes.</td>
<td>$&lt; 100\text{Å}$ oxide remaining</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(Measured with Nanospec)</td>
</tr>
<tr>
<td>10.</td>
<td>Phosphorus deposition for NMOS Source/Drain, 60 minutes at 900°C.</td>
<td>N/A</td>
</tr>
<tr>
<td>11.</td>
<td>Phosphorus drive for NMOS Source/Drain, 60 minutes at 1125°C (13.14 minutes steam ambient).</td>
<td>TW1: 3374Å</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TW2: 3908Å</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TW3: 4865Å</td>
</tr>
<tr>
<td>12.</td>
<td>Fourth lithography (gate oxide), BOE dip: 13 minutes.</td>
<td>100Å oxide remaining</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(Measured with Nanospec)</td>
</tr>
<tr>
<td>13.</td>
<td>Gate oxide growth, 14 minutes at 1050°C in O$_2$ ambient, followed by 20 minutes at 1050°C in N$_2$ ambient to reduce interface charges.</td>
<td>TW1: 3407Å</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TW2: 3924Å</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TW3: 302Å</td>
</tr>
<tr>
<td>14.</td>
<td>Fifth lithography (contact vias), BOE dip 11 minutes.</td>
<td>$&lt; 100\text{Å}$ oxide remaining</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(Measured with Nanospec)</td>
</tr>
<tr>
<td>15.</td>
<td>Metal deposition (aluminum).</td>
<td>~2500Å deposited</td>
</tr>
<tr>
<td>16.</td>
<td>Metal Patterning with PAN etch</td>
<td>Unwanted metal etched away</td>
</tr>
<tr>
<td>17.</td>
<td>Post-metallization sintering anneal, 15 minutes at 425°C.</td>
<td>Good ohmic contacts</td>
</tr>
</tbody>
</table>
Modification of processing parameters for final test wafer

Based upon measurements from preliminary work, diffusion parameters (deposition and drive times and temperatures) were modified for the final test wafer. Specifically, measured threshold voltages indicated that assumptions regarding interface charges were likely too small (by a factor of 10). Adjusting for this resulted in agreement between predicted and actual values.

After taking the change into account, it was found that p-well doping concentrations were too small (about $5.3 \times 10^{16}/\text{cm}^3$) and needed to be adjusted upwards (to about $1.2 \times 10^{16}/\text{cm}^3$). This would result in threshold voltages for both NMOS and PMOS of about $\pm 1.4$ volts.

The adjusted processing variables used for the first fabrication run (N-1) of the final wafer are listed below (Table 3).

<table>
<thead>
<tr>
<th>Step</th>
<th>Action</th>
<th>New Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>Field Oxide</td>
<td>23.41 min @ 1075°C</td>
</tr>
<tr>
<td>2.</td>
<td>Boron Deposition – p-well</td>
<td>30 min @ 850°C</td>
</tr>
<tr>
<td>3.</td>
<td>Boron Drive – p-well</td>
<td>600 min @ 1125°C</td>
</tr>
<tr>
<td>4.</td>
<td>Boron Deposition – PMOS</td>
<td>30 min @ 850°C</td>
</tr>
<tr>
<td>5.</td>
<td>Boron Drive – PMOS</td>
<td>40 min @ 975°C</td>
</tr>
<tr>
<td>6.</td>
<td>Phosphorus Deposition – NMOS</td>
<td>120 min @ 900°C</td>
</tr>
<tr>
<td>7.</td>
<td>Phosphorus Drive – NMOS</td>
<td>60 min @ 1125°C</td>
</tr>
</tbody>
</table>

For the second fabrication run on the final test wafer (N-2), the parameters were again modified (Table 4).
Table 4. Fab N-2 processing parameters.

<table>
<thead>
<tr>
<th>Step</th>
<th>Action</th>
<th>New Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>Field Oxide</td>
<td>23.41 min @ 1075°C</td>
</tr>
<tr>
<td>2.</td>
<td>Boron Deposition–p-well</td>
<td>30 min @ 850°C</td>
</tr>
<tr>
<td>3.</td>
<td>Boron Drive–p-well</td>
<td>600 min @ 1125°C</td>
</tr>
<tr>
<td>4.</td>
<td>Boron Deposition–PMOS</td>
<td>30 min @ 850°C</td>
</tr>
<tr>
<td>5.</td>
<td>Boron Drive–PMOS</td>
<td>40 min @ 975°C</td>
</tr>
<tr>
<td>6.</td>
<td>Phosphorus Deposition–NMOS</td>
<td>40 min @ 900°C</td>
</tr>
<tr>
<td>7.</td>
<td>Phosphorus Drive–NMOS</td>
<td>60 min @ 1100°C</td>
</tr>
<tr>
<td>8.</td>
<td>Gate Oxide Growth</td>
<td>11.5 min @ 1050°C</td>
</tr>
</tbody>
</table>

The changes between the first and second fabrication runs were primarily the result of concerns over excessive phosphorus doping, and reducing gate oxide thickness.

For the final fabrication run (Fab N-3), processing parameters were again adjusted (Table 5). The changes were again due to concerns regarding phosphorus doping levels.

Table 5. Fab N-3 processing parameters.

<table>
<thead>
<tr>
<th>Step</th>
<th>Action</th>
<th>New Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>Field Oxide</td>
<td>23.41 min @ 1075°C</td>
</tr>
<tr>
<td>2.</td>
<td>Boron Deposition–p-well</td>
<td>15 min @ 850°C</td>
</tr>
<tr>
<td>3.</td>
<td>Boron Drive–p-well</td>
<td>600 min @ 1125°C</td>
</tr>
<tr>
<td>4.</td>
<td>Boron Deposition–PMOS</td>
<td>30 min @ 850°C</td>
</tr>
<tr>
<td>5.</td>
<td>Boron Drive–PMOS</td>
<td>30 min @ 1100°C</td>
</tr>
<tr>
<td>6.</td>
<td>Phosphorus Deposition–NMOS</td>
<td>60 min @ 900°C</td>
</tr>
<tr>
<td>7.</td>
<td>Phosphorus Drive–NMOS</td>
<td>60 min @ 1100°C</td>
</tr>
<tr>
<td>8.</td>
<td>Gate Oxide Growth</td>
<td>11.5 min @ 1050°C</td>
</tr>
</tbody>
</table>

Expected diffusion profiles (as modeled in the processing spreadsheet) are depicted in Figure 15.
Figure 15. Expected diffusion profiles for a) NMOS and b) PMOS transistors.
CHAPTER 4. TESTING

Four methods were used to characterize wafers both during the fabrication process and afterwards.

Testing Methods Used During Fabrication

Four-point probing

The determination of sheet resistance was done during fabrication using the four-point-probe method. In this procedure, four in-line, evenly-spaced probes were placed on the wafer surface. A known current was passed between the outer two probes, and a voltage measurement was made between the inner two probes. When the probe spacing is much greater than the thickness of the conducting layer being measured (or the thickness of a wafer), the sheet resistance is given by Equation 6 (Brennan and Dickey, 2002):

\[ R_s = \left( \frac{\pi}{\ln 2} \right) \frac{V}{I} \]  

(6)

where

- \( R_s \) is the sheet resistance
- \( V \) is the measured voltage
- \( I \) is the known current

When the doping concentration is constant and the thickness of the material is known, doping concentration can be determined (Equations 7 and 8) from the four-point-probe measurement (Pierret, 1987).
\[ R_t^r = \frac{1}{q\mu N} \]  \hspace{1cm} (7)

where

- \( q \) is the electron charge: \( 1.6 \times 10^{-19} \text{ Coulombs} \)
- \( t \) is the conducting layer thickness
- \( N \) is the doping concentration (acceptor or donor)
- \( \mu \) is the majority carrier mobility given by

\[
\mu = \mu_{\text{min}} + \frac{\mu_s}{\left(1 + \left(\frac{N}{N_{\text{ref}}}ight)^\alpha\right)}
\]  \hspace{1cm} (8)

where

- \( \mu_{\text{min}}, \mu_s, N_{\text{ref}} \) and \( \alpha \) are empirical mobility factors

The empirical mobility factors mentioned above are temperature dependent, and provided by Pierret (1987). The combined equation may be solved numerically for doping concentration, given the resistivity.

Non-uniform doping, such as that found in a diffused area, can make determining doping concentration much more difficult, as the effective thickness of the conducting layer is likely much less than the junction depth. Nonetheless, the above process can provide a good first-order estimate of surface doping concentration.
Hot probing

This two-probe measurement is capable of determining the doping type for most semiconductor layers (Plummer, Deal and Griffin, 2000). At its most basic, one probe is heated relative to the other, the probe tips are placed on the silicon wafer's surface, and a voltage measurement is made between the probes using a multimeter.

Because of the "thermal emf" or "Seebeck" effect, majority carriers in the semiconductor around the heated probe acquire more energy and diffuse away from the probe, leading to a voltage gradient. For a multimeter with a heated positive probe, measurements on p-type material will yield a negative voltage, and those on n-type material will yield a positive voltage.

Although a known temperature gradient can be used to determine doping concentration, this measurement was used in this research only to determine doping type. The positive voltage probe from a multimeter was heated for ten seconds with a heated soldering iron. The probe tips were momentarily shorted to equalize the voltage (but too briefly to equalize temperature). A voltage measurement was subsequently made and doping type inferred from the polarity of the reading.

Nanospec film thickness measurements

The Nanometrics 210 Nanospec/AFT was used to determine oxide thicknesses on silicon substrates. The measurement process consisted of initial calibration of the light source intensity, followed by calibration of the oxide measurement against a known reference with zero oxide thickness, and finally a measurement of the target material in question. Oxide measurement recalibration was done every five measurements or more frequently.

During fabrication, the Nanospec machine was used to determine whether etching steps
were complete. This was facilitated by the inclusion of test areas on each die sufficiently large to fill the entire field of the Nanospec microscope.

Testing of the Finished Wafers

Basic test structures

Initial post-fabrication testing consisted of verifying full functionality of test NMOS and PMOS transistors. This was done by making measurements of the MOSFETs’ $I_D$ v. $V_{DS}$ characteristics for gate voltages in the range from 0 volts to 5 volts. A Hewlett-Packard HP4145A parameter analyzer was used for this purpose. At a probe station, four probes were used to make contact with source, drain, gate and body terminals.

For the initial GMR Latch design, it was necessary to isolate individual transistors using probe tips to scrape gaps in metal traces. On the final test wafer, test transistors were specifically included that needed no isolation prior to testing.

After determining functionality of the MOSFET transistors, several other basic measurements were made. Capacitance measurements were made on the fractal capacitors using an HP4280A 1 MHz Capacitance v. voltage meter at zero volts (as well as on a sampling of the fractal capacitors using a voltage sweep from -10 volts to 10 volts). Capacitance v. voltage measurements were also made using the HP4280A on MOS capacitor structures using voltage sweeps from -10 volts to 10 volts. A Visual Basic applet automated the measurement process using Hewlett-Packard’s HP-IB control interface.

Additionally, sheet resistance measurements were made with an HP 4156A parameter analyzer on the various van der Pauw test structures included in the chip layout using a technique detailed by the National Institutes of Standards and Technology (NIST) on their web site (NIST, 2002). In this technique, voltage measurements were made between two of
the four terminals on the van der Pauw structure while a known current was passed between the other two terminals. The terminals used were then switched, and the current was passed between the first two terminals and voltage was measured between the second pair of terminals. The two resistance values thus obtained ($R_A$ and $R_B$) could be used to find the sheet resistance of the doped area in question by solving the following formula numerically (Equation 9):

$$e^{-\frac{\pi R_A}{R_S}} + e^{-\frac{\pi R_B}{R_S}} = 1$$

(9)

Thus, the sheet resistance for all doped areas (p-well, NMOS S/D and PMOS S/D) could be determined and compared with expected sheet resistance values for a desired level of doping concentration.

**Testing of multi-transistor structures**

Various external circuitry was required for testing of the D/A converters and operational transconductance amplifiers.

**Digital to Analog Converter**

The D/A converter was characterized using seven probes, providing the following signals/measurements: $V_{CC}$ (5 volts power), ground, $Q$ and $\bar{Q}$ outputs, and three signals representing a 3-bit input to the DAC. The three-bit digital input was generated from a Texas Instruments 74HC191 four-bit binary up/down counter on an external breadboard, configured to count “up”. The bottom three bits were used for the DAC input. The 74HC191 was clocked using the HP8116A mentioned above, using 5 volt clock pulses from 1 Hz to 50 kHz.
The 5 volt power and ground signals were produced by a Hewlett-Packard E3611A power supply (which also powered the 74HC191), and the outputs were monitored on the HP4156A parameter analyzer with the inputs set to “sampling”. Full output measurements for an entire 000 to 111 binary input sequence were taken for all dies on both wafers.

*Operational Transconductance Amplifier*

The OTA devices were measured using six probes, providing the following signals and measurements: $V_{cc}$ (10 volts power), ground, output, reference current input, and inverting and noninverting inputs. The E3611A power supply was again used to provide power. Inverting, noninverting, and reference current inputs were generated by the HP4156A parameter analyzer, and the same machine was used to record the output. A nested sweep of the two inputs was generated (stepping the noninverting input from 0 to 10 volts in 50mV increments for voltage levels from 0 to 10 volts (in one-volt increments) on the inverting input.

*GMR Latch*

For the initial GMR latch, seven probes made contact with the latch structures, used for the following signals and measurements: $V_{cc}$ (5 volts power), ground, $Q$ and $\bar{Q}$ outputs, RESET, and NMOS source connections for the two legs of the latch. Two 10 kΩ potentiometers were placed externally in the source-to-ground legs (one in each leg) of the latch to simulate the effects of differentially-programmed GMR elements. The RESET signal was created by the HP4150 parameter analyzer by sweeping that signal from zero volts to 5 volts and back again using the “repeating” and “double” measurement settings, at a rate of five volts per second. The latch itself was also powered at 5 volts using the HP4156A.
Changes in the Q and $\bar{Q}$ outputs were measured for various settings of the variable resistors.

For the final GMR latch, the RESET signal was generated by an HP8116A pulse/function generator set to produce pulses at a rate of 1 per second. This was done to provide a signal to RESET with much faster transition. Otherwise, the connections to the latch were identical.
CHAPTER 5. RESULTS AND DISCUSSION

Pre-Fabrication Characterization

Prior to fabrication, four-point-probe measurements of the wafers selected for the CMOS fabrication indicated background doping concentrations on the order of $9.8 \times 10^{14}$ cm$^{-3}$ ($120$ $\Omega/\square$).

Test Transistors

The first fabrication of the final chip design (N-1) produced functional PMOS devices, but the NMOS devices appeared as resistors (substantial current flow), regardless of the voltage on the gate. Transistor action was not in evidence. It was hypothesized that the problem had either been inadequate etching before deposition of the NMOS S/D phosphorus, or a problem with the phosphorus pentoxide diffusion source disks.

Measurements of Test Wafer 1 (NMOS S/D phosphorus above p-well boron) taken with the hot probe and four-point-probe measurement apparatus indicated that, while the surface was indeed n-type, it was likely barely so. The calculated sheet resistance of the phosphorus doping layer was approximately 740 $\Omega/\square$, with a surface concentration likely less than an order of magnitude greater than the p-well doping concentration. The expected value for normal doping after fabrication would be 20-30 $\Omega/\square$.

The second fabrication (N-2) incorporated extra verification at every etching step to eliminate this as a source of error: measurements with the Nanometrics Nanospec 210 confirmed less than 100Å of oxide left after primary etching, which was followed by one minute of extra etching. Nonetheless, results for the second fabrication were similar to those of the first: functional PMOS devices, barely functional NMOS devices (with a large “diode”
offset from the origin in $V_{DS}$ vs. $I_D$ measurements), and very high sheet resistances (nearly 750 $\Omega/\square$) on Test Wafer 1.

Between the second and third fabrications, test fabrications were performed with the phosphorus planar diffusion sources using very lightly doped p-type wafers (starting sheet resistances were approximately 7000 $\Omega/\square$). After a 30-minute deposition at 900°C, measured sheet resistances on the test wafers ranged from about 930 to 1300 $\Omega/\square$. Since Carborundum (the manufacturer) specifies sheet resistances after a 30-minute deposition at 900°C from 10-15 $\Omega/\square$, it was clear that the doping was significantly out-of-specification and likely inadequate for our purposes. Surface concentration of phosphorus doping was likely less than $1 \times 10^{18}$ cm$^{-3}$, prior to any drive-in step.

Subsequently, a similar 8-wafer test was run using 8 spare phosphorus pentoxide disks; this test identified several disks which produced post-deposition resistances on the order of 80-120 $\Omega/\square$. The two best disks were selected and a third fabrication run was undertaken.

The results of the third fabrication (N-3) were excellent. $V_{DS}$ vs. $I_D$ measurements (Figure 16) indicated no defects, with mean transistor parameters $\lambda=-.0011$ for NMOS, $\lambda=.015$ for PMOS. Additionally, $V_{GS}$ vs. $\sqrt{I_D}$ measurements indicated the NMOS and PMOS transistors were very well matched. Mean threshold voltages for Wafer 1 were 1.0255 volts for NMOS and -1.059 volts for PMOS. For Wafer 2, mean threshold voltages were 0.988375 volts and -0.94884 volts for NMOS and PMOS, respectively. The spread for the threshold voltages on Wafers 1 and 2 is shown in Figures 17 and 18.
Figure 16. Typical a) NMOS and b) PMOS $I_D$ v. $V_{DS}$ curves, Fabrication N-3.
Figure 17. Wafer 1 a) NMOS and b) PMOS threshold voltages.
Figure 18. Wafer 2 a) NMOS and b) PMOS threshold voltages.
Transistor mobility

$V_{GS}$ vs. $\sqrt{I_D}$ measurements were used to find transistor channel mobility. The parameter $K$ (simply the slope of the line in a $V_{GS}$ vs. $\sqrt{I_D}$ plot) was determined, and mobility was derived (Equation 10).

$$I_D = \frac{1}{2} \frac{W}{L} \mu C_{ox} (V_{GS} - V_I)^2$$ (10)

where

$$\frac{1}{2} \frac{W}{L} \mu C_{ox}$$ is the measured $K$ value

Since all parameters beside mobility $\mu$ were known, mobility could be determined.

It appeared from results that PMOS transistor mobility was actually higher than NMOS transistor mobility. It is quite possible that this finding was due to over-etching of the PMOS S/D regions, which would increase the W/L ratio and throw off the calculations. Normally, we would expect NMOS mobility to be higher than PMOS by a factor of about 2.5.

Table 6 lists expected and measured device characteristics, given the processing parameters used.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Expected</th>
<th>Measured</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_T$</td>
<td>1.10V NMOS, -1.37V PMOS</td>
<td>1.00V NMOS, -1.00V PMOS</td>
</tr>
<tr>
<td>$C_{ox}$</td>
<td>100nF/cm$^2$ NMOS and PMOS</td>
<td>53nF/cm$^2$ NMOS, 54nF/cm$^2$ PMOS</td>
</tr>
<tr>
<td>$K$</td>
<td>110$\mu$A/V$^2$ NMOS, 89 $\mu$A/V$^2$ PMOS</td>
<td>60$\mu$A/V$^2$ NMOS, 150 $\mu$A/V$^2$ PMOS</td>
</tr>
<tr>
<td>$\mu$</td>
<td>460cm$^2$/V·s NMOS, 190 cm$^2$/V·s</td>
<td>480cm$^2$/V·s NMOS, 590cm$^2$/V·s</td>
</tr>
</tbody>
</table>
Sheet Resistance Measurements

Sheet resistance measurements were made for all van der Pauw patterns on both wafers. Mean sheet resistances for p-well, PMOS S/D and NMOS S/D doping areas for both Wafers 1 and 2 are summarized in Table 7.

Table 7. Measured sheet resistances. All values in Ω/□.

<table>
<thead>
<tr>
<th></th>
<th>Wafer 1</th>
<th></th>
<th></th>
<th>Wafer 2</th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>P-well</td>
<td>NMOS S/D</td>
<td>PMOS S/D</td>
<td>P-well</td>
<td>NMOS S/D</td>
<td>PMOS S/D</td>
</tr>
<tr>
<td>Mean</td>
<td>673</td>
<td>22.0</td>
<td>801</td>
<td>677</td>
<td>24.3</td>
<td>878</td>
</tr>
<tr>
<td>Median</td>
<td>664</td>
<td>21.3</td>
<td>795</td>
<td>671</td>
<td>24.5</td>
<td>879</td>
</tr>
<tr>
<td>Mode</td>
<td>682</td>
<td>N/A</td>
<td>795</td>
<td>N/A</td>
<td>22.4</td>
<td>N/A</td>
</tr>
<tr>
<td>Std. dev.</td>
<td>38.1</td>
<td>4.21</td>
<td>28.4</td>
<td>43.0</td>
<td>3.82</td>
<td>21.8</td>
</tr>
<tr>
<td>Minimum</td>
<td>632</td>
<td>16.0</td>
<td>757</td>
<td>635</td>
<td>18.0</td>
<td>836</td>
</tr>
<tr>
<td>Maximum</td>
<td>755</td>
<td>32.8</td>
<td>884</td>
<td>775</td>
<td>33.5</td>
<td>929</td>
</tr>
</tbody>
</table>

Interestingly, the distribution of threshold voltages on the wafers is inversely correlated with the distribution of p-well sheet resistance on each die. Specifically, Pearson product moment correlation between threshold voltages and sheet resistances for Wafer 1 was a strong $r = -0.87$; for Wafer 2, the correlation was less strong, but still a respectable $r = -0.41$. This correlation is sensible, since higher sheet resistances in the p-well doping layer correspond with lower doping concentrations and lower threshold voltages. The correlation and the distribution of threshold voltages and p-well sheet resistances are easily seen in the maps of Wafer 1 depicted in Figure 19.
Figure 19. Interpolated wafer maps of a) NMOS threshold voltage and b) p-well sheet resistance. Higher values are represented by red shading; lowest values by blue shading.
In addition to measurements of the p-well doping, measured sheet resistances for the PMOS S/D van der Pauw areas indicated that boron doping overall was approximately what was expected. The measured values correspond with surface doping concentrations on the order of $1 \times 10^{17}$ cm$^{-3}$ for p-well, $1 \times 10^{19}$ cm$^{-3}$ for NMOS S/D and $5 \times 10^{17}$ cm$^{-3}$ for PMOS S/D doping areas.

**Gate Oxide Thicknesses**

Sheet resistances dominated the correlation with threshold voltages for NMOS; virtually no correlation was found between measured gate oxide thicknesses for each die and NMOS threshold voltages. By contrast, gate oxide thickness showed a positive correlation ($r = .55$) with PMOS threshold voltage for Wafer 1, but not wafer 2 ($r = 0$). Gate oxide thickness ranged from 320 to 330Å for Wafer 1, with a mean of 325Å. For Wafer 2, the range was from 305 to 318Å, with a mean of 308Å.

**MOS Capacitor Measurements**

Capacitance v. voltage measurements on the MOS capacitors produced excellent consistency across dies and wafers. The curves are shown in Figures 20 and 21.

Although maximum capacitance values showed good agreement for all NMOS and PMOS capacitors on both wafers, maximum capacitance values for NMOS and PMOS-type capacitors for each die showed some correlation for Wafer 1 only (Pearson $r = .43$ for Wafer 1, $r = .06$ for Wafer 2). It is possible, given the lack of correlation on Wafer 2, that measurement error is to blame for the increased variance noted in C-V curves for Wafer 2. Specifically, it appears a bad probe tip may have added series capacitance.
Figure 20. Wafer 1 a) NMOS and b) PMOS MOS capacitor C-V curves.
Figure 21. Wafer 2 a) NMOS and b) PMOS MOS capacitor C-V curves.
Fractal Capacitors

As noted previously, initial calculations for the fractal capacitors were off (too high) by a factor of 10. The measured distribution is depicted in Figure 22, and consists primarily of parasitic capacitance between the plates and the silicon substrate.

![Wafer 1 and 2 Capacitance Distribution](image)

**Figure 22.** Fractal capacitor value distribution for both test wafers.

Inspection of the capacitors also revealed that the gap between the capacitor plates was somewhat larger than expected, likely due either to slight overetching or overexposure during the last lithographic step (see Figure 32). The increased gap would result in lower-than-expected capacitor values.

Digital-to-Analog Converter

Except for dies with obviously defective transistors (visible primarily as NMOS...
transistors with deformed p-wells), the digital to analog converters (DACs) on all test dies functioned quite well. Nearly all produced monotonic output, and some had Integral and Differential Nonlinearity (INL and DNL) figures comparable to commercially-available DACs. A typical output is shown in Figure 23.

![DAC output vs. Time](image)

**Figure 23.** Typical DAC output as input is stepped from 000 to 111.

The DACs were also tested at higher data rates; the results are depicted in Figures 24 and 25.

Several measured characteristics for all the DACs are summarized in Table 8.
Figure 24. DAC output at 100 samples per second.

Figure 25. DAC output at 10,000 samples per second. Note that this is at the limit of the HP4156A measurement speed; the spikes of positive current are likely measurement artifacts.
Table 8. Measured DAC characteristics.

<table>
<thead>
<tr>
<th>Wafer 1</th>
<th>Wafer 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>Gain Error, % Fullscale</td>
<td>Offset Error, % Fullscale</td>
</tr>
<tr>
<td>Mean</td>
<td>8.51%</td>
</tr>
<tr>
<td>Median</td>
<td>7.92%</td>
</tr>
<tr>
<td>Mode</td>
<td>N/A</td>
</tr>
<tr>
<td>Std. dev.</td>
<td>6.32%</td>
</tr>
<tr>
<td>Minimum</td>
<td>.310%</td>
</tr>
<tr>
<td>Maximum</td>
<td>25.86%</td>
</tr>
</tbody>
</table>

Operational Transconductance Amplifiers

As with the DACs, most of the operational transconductance amplifiers (OTAs) were fully functional. Typical outputs are shown in Figure 26.

Figure 26. OTA type 1 output. Input reference current is 100µA.
Sweeps of voltages on the inverting and noninverting inputs produced output that closely tracked PSPICE model output (Figure 9, Chapter 2). The two types of OTAs show definite differences; however, the only statistically significant variance between the two types appears to be in Wafer 1 OTA offset (\(p<.002\), two-tailed T-Test for unequal-variance samples), and Wafer 2 maximum current output (\(p = .014\)).

Distributions of OTA transconductance (gain) and current offset are shown in Figures 27 and 28 for Wafers 1 and 2.

It is notable that the output transconductance for the OTAs was somewhat lower than PSPICE predicted. This is likely due to the fact that the PSPICE model was not able to account completely for such variables as resistive losses in the interconnects, parasitic capacitances and variations in transistor W/L ratios due to small processing errors.
Figure 27. Wafer 1 distribution of OTA characteristics.
Figure 28. Wafer 2 distribution of OTA characteristics.
Preliminary GMR Latch

Pre-fabrication characterization

Prior to fabrication, four-point-probe measurements of the wafers selected for the preliminary GMR Latch indicated background doping concentrations on the order of $1.8 \times 10^{15}$ cm$^{-3}$ (65-67 $\Omega$ cm).

Measurements taken during fabrication

In-fabrication measurements yielded expected values: all oxidations were calculated to produce approximately 3000Å except for the gate oxide, which produced approximately 350Å.

Post-fabrication testing

The initial fabrication attempt of the preliminary GMR Latch wafer produced non-working circuits. It was determined that the main problem was likely a mistake in calculated deposition/drive parameters, which likely produced phosphorus doping that was inadequate for NMOS S/D areas. PMOS devices were working, but NMOS devices were not.

The second fabrication of the preliminary GMR Latch wafer (using deposition and drive for the boron p-well areas, rather than ion implantation) produced fully functional devices. After separating NMOS and PMOS transistors with a probe tip, functionality was confirmed by making $V_{DS}$ vs. $I_D$ measurements. From these measurements, transistor lambda was derived: $\lambda = -0.003$ for NMOS, $\lambda = 0.01$ for PMOS for a sample pair of transistors.

Subsequently, $V_{GS}$ vs. $\sqrt{I_D}$ measurements on a sample set of transistors found a range of threshold voltages of -1.2 to -1.39 volts for PMOS and .506 to .643 volts for NMOS. The means were -1.34 volts and .570 volts, respectively. These finding were used to modify
assumptions regarding gate oxide interface charges, as it was found assuming a tenfold increase in oxide interface charges fully accounted for the differences between the expected threshold voltages (approximately ±1 volt) and the measured values.

Measures of functionality for the entire latch structure produced mixed results. Each leg of the latch (an inverter) functioned as expected (Figure 29), and the latch assumed a stable output state.

Measurements of the latch’s RESET function were less successful. All measured latches consistently assumed the same stable output state, regardless of the relative resistances placed in the NMOS source-to-ground connections.

![Inverter Transfer Curve, Fab GMR-3](image)

**Figure 29. Transfer curve, single leg of GMR latch from preliminary GMR Latch design**

**Updated GMR Latch**

Testing on the updated GMR Latch design was more successful, if only briefly. Initial
testing resulted in full latch functioning with simulated GMR elements: the latches could be consistently \textit{RESET} into one state or the other, depending upon the relative settings of potentiometers in the NMOS source-to-ground connections. The point of switching was not even between the legs of the latch, however: it was obtained by setting the right potentiometer to 60$\Omega$ and the left to approximately 85$\Omega$.

Unfortunately, difficulties with the probe station made further measurements impossible, as several probes began producing unreliable connections.

\textbf{Die Photomicrographs}

Photomicrographs of the fabricated dies are pictured following (Figures 30-34).

\begin{figure}[h]
\centering
\includegraphics[width=\textwidth]{figure30.png}
\caption{Digital-to-Analog Converter.}
\end{figure}
Figure 31. Operational Transconductance Amplifier.

Figure 32. Fractal capacitor.
Figure 33. Entire die (with OTA Type 2).

Figure 34. Final GMR Latch.
CHAPTER 6. CONCLUSIONS

Summary

In this research, a CMOS process using manual processing technology has been refined, explored and tested. Several potential trouble spots in the fabrication process have been identified and eliminated, and a working process has been used to fabricate quality devices and fully-functional rudimentary circuits. These circuits could easily serve as building blocks for more complicated designs.

Additionally, tools have been created and tested for transistor-level design. The tools in question (in Excel spreadsheet format) would provide the prospective designer with the means to interactively tailor processing parameters to produce devices with desired characteristics.

Finally, research has been done on expanding fabrication capabilities using fractal capacitors, a relatively new idea in on-chip capacitor design that lends itself well to simple fabrication techniques.

All of these research successes are net gains in terms of ISU’s Microelectronics Research Center capabilities. They will be of use both for academic lab work and in future research into CMOS structures.

Recommendations for Future Work

At this point, CMOS-70 is a fully-working CMOS process, capable of producing both digital and analog CMOS circuits. Future work could involve greater integration of circuitry on-chip, exploration of twin-well and guarding structures, additional metal layers for multi-level interconnects and polysilicon gate materials. The control of oxide charges could also
be explored more fully.

Much remains to be done in the way of testing of doping results for a new set of planar diffusion sources. Further, refinement of transistor W/L control (through etching control and lateral diffusion characterization) will result in greater ability to predict transistor performance.

Finally, extensive work could be done at the MRC on fractal capacitor structures.
APPENDIX A. CMOS PROCESS FLOW

Characterization of the unprocessed wafers. This consists of measuring the sheet resistance of the native n-type wafers using a four-point-probe measuring setup. Three test wafers and the desired number of device wafers are selected for fabrication.

Growth of field oxide. In this step, as in all high-temperature processing steps, an RCA standard clean is first performed on all test and device wafers. The cleaning procedure involves a 15 minute bath in a 400ml ammonium hydroxide/500ml hydrogen peroxide/2500ml deionized (DI) water solution at 80° C, followed by a DI water rinse, a 15-second hydrofluoric acid dip, another DI water rinse, 15 minutes in a 500 ml hydrochloric acid/500ml hydrogen peroxide/3000 ml DI water solution at 80° C, and a final rinse and dry. The field oxide is grown in a wet (steam) ambient in a Thermco diffusion furnace; approximately 4000-5000Å is desired.

Patterning for p-well deposition/drive. All lithography steps consist of the following procedures. First, an adhesion promoter (Hydro, or HMDS) is spun onto the surface of the wafer to enhance adhesion of photoresist to the wafer. This is followed by spinning Clariant AZ5209 photoresist on the wafer at 4000 rpm for 40 seconds (designed to produce a .9µm film of photoresist evenly coating the wafer). Next, the wafer is baked at 100° C for one minute to reduce the water content of the applied photoresist.

At this point, the wafer is exposed to ultraviolet light through a mask using a Karl-Suss model MJB 3 UV 300 Mask Aligner. This mask aligner is capable of feature resolution down to .4µm “under optimum conditions”.

After exposure, the wafer is developed using Clariant AZ312 MIF developer for one minute, rinsed in DI water and examined for defects under a microscope. If no defects are
discovered, a *postbake* step (heating the wafer at 120° C for 25 minutes) follows.

The wafers are then submersed in a buffered oxide etch solution (15 parts Ammonium Flouride/1 part Hydroflouric acid/4 parts DI water) using Test Wafer #1 as a guide for determining when holes are etched through the oxide to the wafer surface (typically 10 minutes for 3000Å. After the BOE step, Photoresist is removed using submersion in two tubs of acetone (three minutes each), a 1-minute rinse in methanol, and a DI water rinse and dry.

**p-Well deposition.** In early test runs of the CMOS process, this step consisted of sending the wafers to an outside source () to have the p-well dopant (boron) deposited using an ion implantation procedure. This step was later changed to a deposition step using boron nitride planar diffusion sources for decreased fabrication time and cost. Boron deposition is accomplished by putting the device wafers and Test Wafer #1 in proximity to (immediately facing) Carborundum BN-975 boron nitride wafers within a diffusion furnace. Deposition involves two preparation steps (20 minutes in an oxygen/nitrogen atmosphere to create a glass on the boron nitride wafers, and two minutes in an oxygen/nitrogen/hydrogen atmosphere to transfer the boron glass to the device wafers), followed by the actual boron deposition stage (a nitrogen ambient) which allows an amount of boron to diffuse into the wafer from the boron glass on the surface. This procedure produces a dose of boron doping near the surface of the wafer.

After furnace processing, the device wafers are briefly (2 minutes) deglazed by dipping them in BOE to remove the boron glass grown during deposition.

**p-Well drive-in.** At this stage, the device wafers and all test wafers are subjected to an RCA cleaning step, then put into the diffusion furnace once more. A low-temperature (800° C) oxidation is conducted to grow a thin oxide on the surface of the wafers; this is done
primarily to oxidize the thin Si-B “boron skin” (silicon-boron phase) left on the surface of the wafers after deglazing (left alone, this boron skin would serve both as a source of defects and additional boron doping). Once this is completed, the furnace temperature is raised to the desired drive-in temperature.

Upon reaching the desired temperature, a wet oxididation process grows approximately 3000Å of silicon dioxide on the wafers. For the remainder of the drive-in time, the wafers are subjected to a nitrogen ambient. The total drive-in time is designed to produce a junction/substrate depth of about 4-5µm.

**Patterning for PMOS source and drain.** This lithographic step, employing mask #2, patterns for and etches oxide openings for PMOS source and drain p-type (boron) doping in the device wafers. Test Wafer #2 is used for etch rate calibration.

**PMOS source and drain boron deposition.** This step is identical to the *p-Well deposition* step, except that the deposition time and temperature are designed to produce a higher diffused dose of boron doping in the device wafers and Test Wafer #2.

**PMOS source and drain boron drive-in.** Largely identical to the *p-Well drive-in* step, in this stage we use a lower drive-in temperature to grow 3000Å of oxide on all device and test wafers without substantially driving the deposited boron into the device wafers. This will be accomplished in later drive-in steps.

**Patterning for NMOS source and drain.** Similar to the step *Patterning for PMOS source and drain*, in this step we use mask #3 to pattern for and etch oxide openings for NMOS source and drain n-type (phosphorus) doping in the device wafers. Test wafer #1 is used for etch rate calibration.

**NMOS source and drain phosphorus deposition.** This step is similar to the *PMOS source and drain boron deposition* stage. All device wafers and Test Wafer #1 are cleaned
and loaded into the phosphorus diffusion tube with the wafers facing Carborundum PH-900 cerium pentaphosphate discs. For phosphorus deposition, however, the wafers are only exposed to a nitrogen ambient for a length of time and at a temperature required to obtain the desired dosage of phosphorus doping.

Similar to the deposition of boron doping, this operation forms a phosphorus glass on the surface of the target wafers. Cerium Pentaphosphate decomposes into CeP$_3$O$_9$ and P$_2$O$_5$. The P$_2$O$_5$ is a dopant vapor that grows a phosphorus-silicon oxide on the surface of the silicon wafers; in this step, the oxide decomposes into silicon dioxide and phosphorus doping that diffuses into the wafer. After deposition, all exposed device and test wafers are deglazed in BOE for two minutes.

**NMOS source and drain phosphorus drive-in.** This high-temperature step actually serves the dual purpose of phosphorus and boron source/drain drive-in. In this way, more uniform junction depths between NMOS and PMOS are possible. Additionally, part of the drive-in step is used to grow 3000Å wet oxide. All device and test wafers are processed.

**Patterning for MOSFET gate oxide.** Using mask #4, holes are patterned and etched for the MOSFET gates. Test Wafer #3 is used for etch rate calibration.

**Growth of gate oxide.** After an RCA standard clean, all device and test wafers are loaded into the oxidation tube of the furnace. 300-400Å of dry oxide (using O$_2$) is grown on all wafers.

**Patterning and etching contact vias.** Mask #5 was used to pattern and etch holes (vias) in the oxide on the device wafers for metal contact to the substrate. Test Wafer #2 was used for etch rate calibration.

**Metallization.** A Temescal model electron-beam evaporator was used to deposit 2500Å of aluminum on the device wafers. In this process, a beam of electrons from an
electron gun was used to strike a graphite crucible containing source aluminum. The electrons heated the aluminum, causing some to boil off and deposit on the test wafers.

Initially, it was suggested that a 15-second HF dip prior to metallization could be used to ensure all vias were clear of oxide. It was subsequently discovered that this step was sufficient to destroy the gate oxide, and was abandoned.

**Patterning for and etching metal contact pattern.** This step was similar to the other lithography/etch steps except no HMDS was used, and an etchant composed of 40 ml phosphoric acid, 40 ml acetic acid, 10 ml nitric acid and 10 ml DI water was used to etch the deposited aluminum. Etching times were between 4 and 7 minutes, depending upon the number of wafers etched, room temperature, etc.

**Post-metallization sintering anneal.** After etching, the device wafers were subjected to a low-temperature (400° C) furnace step for about 10 minutes. This step was designed to overcome any oxide barrier in the contact vias between silicon and aluminum (without it, such contacts would tend to form a diode). Care had to be taken in this step not to anneal for too long or at too high a temperature; this process produces aluminum “spiking” into the silicon that can short out very shallow regions (less than 2µm deep or so).
APPENDIX B. EARLY WORK: THE GMR LATCH

Giant Magneto-Resistance Process Development at the MRC

Thus far, development of a Giant Magneto-Resistance process has consisted of fabrication using electron-beam evaporation. The system used has been fitted with large Helmholtz coils for magnetic field generation during film growth, and fabrication of GMR thin film multilayers has been carried out. Work is ongoing. At this point, the primary issue for further development is obtaining pure films, as excessive oxygen impurity content appears to be swamping GMR effects in grown films.

The work at the MRC has consisted of growth of structures called "spin valves" and "pseudo-spin valves". A "Spin valve" (Another term for stacks of thin-film magnetic materials which exhibits GMR) usually refers to a device with two magnetic layers separated by a nonmagnetic metal spacer, which has a "pinning" or "exchange" layer next to one of the magnetic layers (a layer of harder magnetic material that keeps an adjacent softer layer "pinned" in a certain magnetic orientation—see Figure 35). These devices are frequently used in hard drive read heads. In operation, only the unpinned layer switches orientation in response to an external magnetic field; the pinned layer keeps its orientation. This switching operation changes the relative orientation of the two layers' magnetization, resulting in a change in resistance.

Figure 35. Basic spin valve structure.
"Pseudo-spin valves" are relatively new devices that consist of two magnetic layers of different thicknesses. The difference in thicknesses results in a difference in switching field thresholds: the thinner layer switches at a lower threshold.

A simple fabrication of pseudo-spin valves consists of five layers of material: two outer layers of nickel-iron-cobalt, two inner layers of cobalt-iron, and a center copper spacer. The two outer layers are 70 Å and 60 Å thick. The two inner cobalt-iron layers are 15 Å thick, and the copper spacer is 27.5 Å thick. The two cobalt-iron layers are present to improve lattice matching between the nickel-iron-cobalt and the copper, which otherwise might suffer from lattice mismatching and degraded electron scattering "noise". Everitt, Pohm and Daughton (1997) reported observed GMR of over 6% in fabricated and etched devices.

Pseudo-spin valves present interesting possibilities for digital memory applications (Johnson, 2000; Black and Das, 2000). The thicker magnetic layer may be used to "store" a bit state, which may then be read by the application of a low-level field sufficient to place the thinner layer in a known configuration. A current sent down the length of the bit will experience high or low resistance, depending upon the programming of the device (Figure 36).

Figure 36. GMR pseudo-spin valve memory bit (z-axis dimension greatly exaggerated for clarity). Sense current travels through the bit; word-line current travels through the word-line metal overlaying the bit.
Overview and Design of the CMOS/GMR Process

The CMOS Process was modified to allow the fabrication of GMR structures which could interface with CMOS devices. The modification entailed the addition of two additional lithography steps near the end of a CMOS fabrication.

In order to integrate GMR with the existing CMOS procedure, processing order was critical. Two possibilities were considered. In the first, the CMOS process would be completed without interruption, an insulating oxide would be deposited with Plasma-Enhanced Chemical-Vapor Deposition (PECVD) or electron-beam evaporation and patterned, and finally GMR would be deposited and patterned. In the second option, the CMOS process would be interrupted before metal patterning, GMR would be deposited along with insulating oxide, and aluminum would be deposited and patterned last.

Although the first option above offered the appeal of using the CMOS process unaltered, it presented a severe difficulty. Due to the fact that the GMR elements, at the most 300Å thick, would be deposited on top of patterned metal 2500Å thick and patterned insulating oxide at least several hundred angstroms thick, it was clear that the GMR layers could not be magnetized uniformly (e.g. parallel or antiparallel), and might even suffer from disconnects if GMR deposition did not adequately coat the etched sidewalls of the oxide. Therefore, the second option seemed a better choice.

However, the second option presented an obstacle of its own: how to pattern the deposited word-line oxide. Because the GMR processing would be added to the CMOS process before metallization, gate oxides were in danger of destruction if the word-line oxide was etched (it would be deposited on top of the gate oxide). A further obstacle concerned the patterning of the GMR multilayers; due to the different metal alloys which compose the
GMR deposition (detailed below), etching would most likely involve reactive ion etching (RIE). An easier solution to both of these problems is negative-photoresist liftoff.

Unlike a standard patterning stage wherein areas not covered by photoresist are removed by etching, in liftoff the photoresist is deposited, exposed and developed, then the desired film is deposited on top. Subsequent exposure to acetone removes the remaining photoresist and film above, leaving only the film where photoresist had not been.

To accomplish this type of patterning, the AZ5209 photoresist used in all lithography steps is subjected to negative-tone processing (the processing described earlier is positive-tone processing). The photoresist is spun on to the wafers and pre-baked as before. During UV exposure through a mask pattern, the exposure time is reduced (1 minute vs. the standard 1 minute 24 seconds). After exposure, the wafers are given an additional post-exposure bake (120°C for 45 seconds on a hot plate). They then undergo a flood exposure (a five-minute exposure of the entire wafer to a Splice UV lamp model #5200-117V, serial #A651) while spinning to ensure uniformity. The remaining lithography processing proceeds as before, beginning with development.

The procedure noted here produces a photoresist wall profile suitable for a liftoff process. This profile slopes inward, assuring discontinuity of subsequently deposited layers and ease of liftoff. The regular wall profile slopes outward, which can cause problems with lifted material clinging to the wafer.

This project added four steps in the standard CMOS process, inserting them between the growth of gate oxide and Patterning and etching contact vias stages. The new steps are:

**Pattern for GMR elements.** Mask #5 in the modified procedure is used to pattern photoresist for GMR memory elements using the liftoff process noted above.
Deposition of GMR and liftoff. A GMR thin film pseudo spin valve multilayer is grown on the device wafers using electron-beam evaporation. The GMR stack consists (bottom up) of a 50Å Tantalum seed layer, a 40Å Ni$_{65}$Fe$_{20}$Co$_{15}$ alloy layer, a 15Å Co$_{90}$Fe$_{10}$ alloy matching layer, a 27Å copper spacer layer, another 15Å Co$_{90}$Fe$_{10}$ alloy matching layer, a 60Å Ni$_{65}$Fe$_{20}$Co$_{15}$ alloy layer, and a top tantalum “cap” 100Å thick to prevent oxidation of the magnetic layers.

After GMR deposition, an acetone soak completes the liftoff process, leaving only the desired patterns of GMR. Using the liftoff process with the GMR multilayer greatly simplifies a patterning process that would otherwise require complex etching procedures.

Pattern for word-line oxide. Using Mask #6, we pattern for the insulating oxide between the GMR elements and word lines crossing over them. This process also uses liftoff; in order to protect the already-grown gate oxide from the soon-to-be-deposited insulating oxide.

Deposition of word-line oxide and liftoff. An electron-beam evaporation process is used to deposit SiO$_2$ on the device wafers. A subsequent acetone soak completes the liftoff process, leaving only desired patterns of oxide.

The remaining steps resume processing with the patterning and etching for contact vias (Mask #7), deposition of metal and patterning and etching for metal contact pattern (Mask #8).

This modified process is thus intended to make as heavy use as possible of the existing CMOS process, while allowing easy addition of GMR.
GMR Latch Conclusions

This is an area of exciting work, and the research detailed in this section indicates a working design has been obtained. This design should provide functioning GMR Latches if paired with GMR elements sized to compensate for the different resistances required to cause the latch to switch.
REFERENCES CITED


Song, B. S. (2003). Nyquist-Rate ADC and DAC. In W. K. Chen (Ed.), Analog circuits and devices (pp. 7-1-7-30). Boca Raton, FL: CRC Press.


ACKNOWLEDGEMENTS

Several people made this work possible. I would like to thank my major professor, Dr. Gary Tuttle, whose guidance and feedback kept my research on track. Likewise, I would like to acknowledge Dr. Vikram Dalal, who has been a constant source for encouragement for me throughout my graduate career, as well as a helpful sounding board for my work. Last but not least, Dr. Alan Constant helped me with feedback regarding the GMR Latch.

Two fellow graduate students helped with my research. Nee-Fong Siah did most of the legwork in the initial CMOS-70 process development, and collaborated with me on ironing out multiple difficulties with the process and fabrication. Micah Decker assisted me with lab work and equipment fixes, as well as preventing several disasters.

Last but certainly not least, I would like to thank my wife, Cindy, without whose encouragement, experienced eye and infinite patience this work would not have been completed.