Date of Award
Doctor of Philosophy
Electrical and Computer Engineering
Edward K. F. Lee
In recent years, the increasing market and the increasing need of battery-operated portable equipment have pushed the industry to put much more efforts on developing new circuit techniques and new circuit structures to design circuit that can operate at very low supply voltages and with reduced power dissipation. Reducing power supply is a natural solution to reduce power consumption. However, reducing power supply does not always mean almost the same performance and low power consumption. All of the above facts have produced the urgent necessity to find new circuit design techniques that can produce circuits operating at power supply voltage in the range of 1V to 2V.;In this dissertation, a technique that can be used to design low voltage CMOS continuous-time analog circuits is proposed. Some biasing current sources are added to the inverting or non-inverting opamp terminals such that the opamp input common-mode voltages could be shifted close to one of the supply rails for allowing low voltage operations.;A digital frequency and Q tuning technique is proposed for low-voltage active RC filters that uses programmable capacitor arrays (PCAs). The proposed technique does not require any peak detectors, which are difficult to implement at low-voltage.;A direct digital background tuning technique for the notch frequency of continuous-time sigma-delta modulator is proposed to solve the large SNR loss problem caused by the deviation of the actual notch frequency from the desired value due to process and temperature changes.;To demonstrate the proposed low voltage design technique, the frequency and Q tuning technique, and the notch frequency tuning technique, a 1V continuous-time filter and a 1.2V continuous-time band pass sigma-delta modulator prototypes are designed, fabricated and tested. For a 5 kHz sine wave input signal, the filter achieves a THD of -60.2 dB for a peak-to-peak output voltage of 600 mV. The measured power consumption for the filter alone consumes about 0.52mW for a supply voltage of +/-0.5V. The measured DR for the 1.2V modulator is about 40dB(6.5bit) and the peak SNR is 44dB(7bit). The power consumption is 2.1mW.
Digital Repository @ Iowa State University, http://lib.dr.iastate.edu
Huang, Huanzhang, "Design techniques for ultra low voltage CMOS continuous-time filters and continuous-time sigma-delta modulators " (2001). Retrospective Theses and Dissertations. 1046.